FMINNM (scalar) Floating-point minimum number (scalar) This instruction compares the first and second source SIMD&FP register values, and writes the smaller of the two floating-point values to the destination SIMD&FP register. Regardless of the value of FPCR.AH, the behavior is as follows: Negative zero compares less than positive zero. If one value is numeric and the other is a quiet NaN, the result is the numeric value. When FPCR.DN is 0, if either value is a signaling NaN or if both values are NaNs, the result is a quiet NaN. When FPCR.DN is 1, if either value is a signaling NaN or if both values are NaNs, the result is Default NaN. This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR or a synchronous exception being generated. For more information, see Floating-point exception traps. Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped. 0 0 0 1 1 1 1 0 1 0 1 1 1 1 0 1 1 FMINNM <Hd>, <Hn>, <Hm> 0 0 FMINNM <Sd>, <Sn>, <Sm> 0 1 FMINNM <Dd>, <Dn>, <Dm> if ftype == '10' || (ftype == '11' && !IsFeatureImplemented(FEAT_FP16)) then UNDEFINED; constant integer d = UInt(Rd); constant integer n = UInt(Rn); constant integer m = UInt(Rm); constant integer esize = 8 << UInt(ftype EOR '10'); <Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field. <Hn> Is the 16-bit name of the first SIMD&FP source register, encoded in the "Rn" field. <Hm> Is the 16-bit name of the second SIMD&FP source register, encoded in the "Rm" field. <Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field. <Sn> Is the 32-bit name of the first SIMD&FP source register, encoded in the "Rn" field. <Sm> Is the 32-bit name of the second SIMD&FP source register, encoded in the "Rm" field. <Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field. <Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "Rn" field. <Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "Rm" field. CheckFPEnabled64(); constant bits(esize) operand1 = V[n, esize]; constant bits(esize) operand2 = V[m, esize]; bits(128) result = if IsMerging(FPCR) then V[n, 128] else Zeros(128); Elem[result, 0, esize] = FPMinNum(operand1, operand2, FPCR); V[d, 128] = result;