FRECPE
Floating-point reciprocal estimate
This instruction finds an approximate reciprocal estimate
for each vector element in the source SIMD&FP register,
places the result in a vector,
and writes the vector to the destination SIMD&FP register.
This instruction can generate a floating-point exception.
Depending on the settings in FPCR,
the exception results in either a flag being set in FPSR
or a synchronous exception being generated.
For more information, see
Floating-point exception traps.
Depending on the settings in the CPACR_EL1,
CPTR_EL2, and CPTR_EL3 registers,
and the current Security state and Exception level,
an attempt to execute the instruction might be trapped.
It has encodings from 4 classes:
Scalar half precision
,
Scalar single-precision and double-precision
,
Vector half precision
and
Vector single-precision and double-precision
0
1
0
1
1
1
1
0
1
1
1
1
1
0
0
1
1
1
0
1
1
0
FRECPE <Hd>, <Hn>
if !IsFeatureImplemented(FEAT_FP16) then UNDEFINED;
constant integer d = UInt(Rd);
constant integer n = UInt(Rn);
constant integer esize = 16;
constant integer datasize = esize;
constant integer elements = 1;
0
1
0
1
1
1
1
0
1
1
0
0
0
0
1
1
1
0
1
1
0
FRECPE <V><d>, <V><n>
constant integer d = UInt(Rd);
constant integer n = UInt(Rn);
constant integer esize = 32 << UInt(sz);
constant integer datasize = esize;
constant integer elements = 1;
0
0
0
1
1
1
0
1
1
1
1
1
0
0
1
1
1
0
1
1
0
FRECPE <Vd>.<T>, <Vn>.<T>
if !IsFeatureImplemented(FEAT_FP16) then UNDEFINED;
constant integer d = UInt(Rd);
constant integer n = UInt(Rn);
constant integer esize = 16;
constant integer datasize = 64 << UInt(Q);
constant integer elements = datasize DIV esize;
0
0
0
1
1
1
0
1
1
0
0
0
0
1
1
1
0
1
1
0
FRECPE <Vd>.<T>, <Vn>.<T>
constant integer d = UInt(Rd);
constant integer n = UInt(Rn);
if sz:Q == '10' then UNDEFINED;
constant integer esize = 32 << UInt(sz);
constant integer datasize = 64 << UInt(Q);
constant integer elements = datasize DIV esize;
<Hd>
Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
<Hn>
Is the 16-bit name of the SIMD&FP source register, encoded in the "Rn" field.
<V>
Is a width specifier,
<d>
Is the number of the SIMD&FP destination register, encoded in the "Rd" field.
<n>
Is the number of the SIMD&FP source register, encoded in the "Rn" field.
<Vd>
Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
<T>
For the half-precision variant: is an arrangement specifier,
<T>
For the single-precision and double-precision variant: is an arrangement specifier,
sz
Q
<T>
0
0
2S
0
1
4S
1
0
RESERVED
1
1
2D
<Vn>
Is the name of the SIMD&FP source register, encoded in the "Rn" field.
if elements == 1 then
CheckFPEnabled64();
else
CheckFPAdvSIMDEnabled64();
constant bits(datasize) operand = V[n, datasize];
constant boolean merge = elements == 1 && IsMerging(FPCR);
bits(128) result = if merge then V[d, 128] else Zeros(128);
for e = 0 to elements-1
constant bits(esize) element = Elem[operand, e, esize];
Elem[result, e, esize] = FPRecipEstimate(element, FPCR);
V[d, 128] = result;