IRG Insert random tag This instruction inserts a random Logical Address Tag into the address in the first source register, and writes the result to the destination register. Any tags specified in the optional second source register or in GCR_EL1.Exclude are excluded from the selection of the random Logical Address Tag. 1 0 0 1 1 0 1 0 1 1 0 0 0 0 1 0 0 IRG <Xd|SP>, <Xn|SP>{, <Xm>} if !IsFeatureImplemented(FEAT_MTE) then UNDEFINED; constant integer d = UInt(Xd); constant integer n = UInt(Xn); constant integer m = UInt(Xm); <Xd|SP> Is the 64-bit name of the destination general-purpose register or stack pointer, encoded in the "Xd" field. <Xn|SP> Is the 64-bit name of the first source general-purpose register or stack pointer, encoded in the "Xn" field. <Xm> Is the 64-bit name of the second general-purpose source register, encoded in the "Xm" field. Defaults to XZR if absent. constant bits(64) operand = if n == 31 then SP[] else X[n, 64]; constant bits(64) exclude_reg = X[m, 64]; constant bits(16) exclude = exclude_reg<15:0> OR GCR_EL1.Exclude; bits(4) rtag; if AArch64.AllocationTagAccessIsEnabled(PSTATE.EL) then if GCR_EL1.RRND == '1' then if IsOnes(exclude) then rtag = '0000'; else rtag = ChooseRandomNonExcludedTag(exclude); else constant bits(4) start_tag = RGSR_EL1.TAG; constant bits(4) offset = AArch64.RandomTag(); rtag = AArch64.ChooseNonExcludedTag(start_tag, offset, exclude); RGSR_EL1.TAG = rtag; else rtag = '0000'; constant bits(64) result = AArch64.AddressWithAllocationTag(operand, rtag); if d == 31 then SP[] = result; else X[d, 64] = result;