SRSRA Signed rounding shift right and accumulate (immediate) Shift right by immediate each signed element of the source vector, preserving the sign bit, and add the rounded intermediate result destructively to the corresponding elements of the addend vector. The immediate shift amount is an unsigned value in the range 1 to number of bits per element. This instruction is unpredicated. Green False True 0 1 0 0 0 1 0 1 0 1 1 1 0 1 0 SRSRA <Zda>.<T>, <Zn>.<T>, #<const> if !IsFeatureImplemented(FEAT_SVE2) && !IsFeatureImplemented(FEAT_SME) then UNDEFINED; constant bits(4) tsize = tszh:tszl; if tsize == '0000' then UNDEFINED; constant integer esize = 8 << HighestSetBit(tsize); constant integer n = UInt(Zn); constant integer da = UInt(Zda); constant integer shift = (2 * esize) - UInt(tsize:imm3); <Zda> Is the name of the third source and destination scalable vector register, encoded in the "Zda" field. <T> Is the size specifier, tszh tszl <T> 00 00 RESERVED 00 01 B 00 1x H 01 xx S 1x xx D <Zn> Is the name of the first source scalable vector register, encoded in the "Zn" field. <const> Is the immediate shift amount, in the range 1 to number of bits per element, encoded in "tszh:tszl:imm3". CheckSVEEnabled(); constant integer VL = CurrentVL; constant integer elements = VL DIV esize; constant bits(VL) operand1 = Z[n, VL]; constant bits(VL) operand2 = Z[da, VL]; bits(VL) result; for e = 0 to elements-1 constant integer element = (SInt(Elem[operand1, e, esize]) + (1 << (shift - 1))) >> shift; Elem[result, e, esize] = Elem[operand2, e, esize] + element<esize-1:0>; Z[da, VL] = result;