STR (table) Store ZT0 register Store the 64-byte ZT0 register to the memory address provided in the 64-bit scalar base register. This instruction is unpredicated. The store is performed as contiguous byte accesses, with no endian conversion and no guarantee of single-copy atomicity larger than a byte. However, if alignment is checked, then the base register must be aligned to 16 bytes. This instruction does not require the PE to be in Streaming SVE mode, and it is expected that this instruction will not experience a significant slowdown due to contention with other PEs that are executing in Streaming SVE mode. Green False True True 1 1 1 0 0 0 0 1 0 0 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 STR ZT0, [<Xn|SP>] if !IsFeatureImplemented(FEAT_SME2) then UNDEFINED; constant integer n = UInt(Rn); <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field. CheckSMEEnabled(); CheckSMEZT0Enabled(); constant integer elements = 512 DIV 8; bits(64) addr; constant bits(512) table = ZT0[512]; constant boolean contiguous = TRUE; constant boolean nontemporal = FALSE; constant boolean tagchecked = n != 31; constant AccessDescriptor accdesc = CreateAccDescSME(MemOp_STORE, nontemporal, contiguous, tagchecked); if IsFeatureImplemented(FEAT_TME) && TSTATE.depth > 0 then FailTransaction(TMFailure_ERR, FALSE); if n == 31 then CheckSPAlignment(); addr = SP[]; else addr = X[n, 64]; constant boolean aligned = IsAligned(addr, 16); if !aligned && AlignmentEnforced() then AArch64.Abort(addr, AlignmentFault(accdesc)); for e = 0 to elements-1 AArch64.MemSingle[addr, 1, accdesc, aligned] = Elem[table, e, 8]; addr = AddressIncrement(addr, 1, accdesc);