[ { "mnemonic": "adc", "aliases": [], "opcode": "0x1a000000", "mask": "0x7fe0fc00", "class": "ADDSUB_CARRY", "feature_set": "V8", "description": "Add/subtract (with carry)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SF_FIELD", "index": 0 }, { "mnemonic": "adcs", "aliases": [], "opcode": "0x3a000000", "mask": "0x7fe0fc00", "class": "ADDSUB_CARRY", "feature_set": "V8", "description": "Add/subtract (with carry)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SF_FIELD", "index": 1 }, { "mnemonic": "sbc", "aliases": [], "opcode": "0x5a000000", "mask": "0x7fe0fc00", "class": "ADDSUB_CARRY", "feature_set": "V8", "description": "Add/subtract (with carry)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ALIAS|HAS_SF_FIELD", "index": 2 }, { "mnemonic": "ngc", "aliases": [ 2 ], "opcode": "0x5a0003e0", "mask": "0x7fe0ffe0", "class": "ADDSUB_CARRY", "feature_set": "V8", "description": "Add/subtract (with carry)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "IS_ALIAS|HAS_SF_FIELD", "index": 3 }, { "mnemonic": "sbcs", "aliases": [], "opcode": "0x7a000000", "mask": "0x7fe0fc00", "class": "ADDSUB_CARRY", "feature_set": "V8", "description": "Add/subtract (with carry)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ALIAS|HAS_SF_FIELD", "index": 4 }, { "mnemonic": "ngcs", "aliases": [ 4 ], "opcode": "0x7a0003e0", "mask": "0x7fe0ffe0", "class": "ADDSUB_CARRY", "feature_set": "V8", "description": "Add/subtract (with carry)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "IS_ALIAS|HAS_SF_FIELD", "index": 5 }, { "mnemonic": "add", "aliases": [], "opcode": "0x0b200000", "mask": "0x7fe00000", "class": "ADDSUB_EXT", "feature_set": "V8", "description": "Add/subtract (extended register)", "operands": [ { "kind": "Rd_SP", "class": "INT_REG", "qualifiers": [ "W", "X", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn_SP", "class": "INT_REG", "qualifiers": [ "W", "X", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm_EXT", "class": "MODIFIED_REG", "qualifiers": [ "W", "W", "X" ], "bit_fields": [] } ], "flags": "HAS_SF_FIELD", "index": 6 }, { "mnemonic": "adds", "aliases": [], "opcode": "0x2b200000", "mask": "0x7fe00000", "class": "ADDSUB_EXT", "feature_set": "V8", "description": "Add/subtract (extended register)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn_SP", "class": "INT_REG", "qualifiers": [ "W", "X", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm_EXT", "class": "MODIFIED_REG", "qualifiers": [ "W", "W", "X" ], "bit_fields": [] } ], "flags": "HAS_ALIAS|HAS_SF_FIELD", "index": 7 }, { "mnemonic": "cmn", "aliases": [ 7 ], "opcode": "0x2b20001f", "mask": "0x7fe0001f", "class": "ADDSUB_EXT", "feature_set": "V8", "description": "Add/subtract (extended register)", "operands": [ { "kind": "Rn_SP", "class": "INT_REG", "qualifiers": [ "W", "X", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm_EXT", "class": "MODIFIED_REG", "qualifiers": [ "W", "W", "X" ], "bit_fields": [] } ], "flags": "IS_ALIAS|HAS_SF_FIELD", "index": 8 }, { "mnemonic": "sub", "aliases": [], "opcode": "0x4b200000", "mask": "0x7fe00000", "class": "ADDSUB_EXT", "feature_set": "V8", "description": "Add/subtract (extended register)", "operands": [ { "kind": "Rd_SP", "class": "INT_REG", "qualifiers": [ "W", "X", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn_SP", "class": "INT_REG", "qualifiers": [ "W", "X", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm_EXT", "class": "MODIFIED_REG", "qualifiers": [ "W", "W", "X" ], "bit_fields": [] } ], "flags": "HAS_SF_FIELD", "index": 9 }, { "mnemonic": "subs", "aliases": [], "opcode": "0x6b200000", "mask": "0x7fe00000", "class": "ADDSUB_EXT", "feature_set": "V8", "description": "Add/subtract (extended register)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn_SP", "class": "INT_REG", "qualifiers": [ "W", "X", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm_EXT", "class": "MODIFIED_REG", "qualifiers": [ "W", "W", "X" ], "bit_fields": [] } ], "flags": "HAS_ALIAS|HAS_SF_FIELD", "index": 10 }, { "mnemonic": "cmp", "aliases": [ 10 ], "opcode": "0x6b20001f", "mask": "0x7fe0001f", "class": "ADDSUB_EXT", "feature_set": "V8", "description": "Add/subtract (extended register)", "operands": [ { "kind": "Rn_SP", "class": "INT_REG", "qualifiers": [ "W", "X", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm_EXT", "class": "MODIFIED_REG", "qualifiers": [ "W", "W", "X" ], "bit_fields": [] } ], "flags": "IS_ALIAS|HAS_SF_FIELD", "index": 11 }, { "mnemonic": "add", "aliases": [], "opcode": "0x11000000", "mask": "0x7f800000", "class": "ADDSUB_IMM", "feature_set": "V8", "description": "Add/subtract (immediate)", "operands": [ { "kind": "Rd_SP", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn_SP", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "AIMM", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "shift:22:2", "imm12:10:12" ] } ], "flags": "HAS_ALIAS|HAS_SF_FIELD", "index": 12 }, { "mnemonic": "mov", "aliases": [ 12 ], "opcode": "0x11000000", "mask": "0x7ffffc00", "class": "ADDSUB_IMM", "feature_set": "V8", "description": "Add/subtract (immediate)", "operands": [ { "kind": "Rd_SP", "class": "INT_REG", "qualifiers": [ "WSP", "W", "SP", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn_SP", "class": "INT_REG", "qualifiers": [ "W", "WSP", "X", "SP" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "IS_ALIAS|HAS_SF_FIELD", "index": 13 }, { "mnemonic": "adds", "aliases": [], "opcode": "0x31000000", "mask": "0x7f800000", "class": "ADDSUB_IMM", "feature_set": "V8", "description": "Add/subtract (immediate)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn_SP", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "AIMM", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "shift:22:2", "imm12:10:12" ] } ], "flags": "HAS_ALIAS|HAS_SF_FIELD", "index": 14 }, { "mnemonic": "cmn", "aliases": [ 14 ], "opcode": "0x3100001f", "mask": "0x7f80001f", "class": "ADDSUB_IMM", "feature_set": "V8", "description": "Add/subtract (immediate)", "operands": [ { "kind": "Rn_SP", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "AIMM", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "shift:22:2", "imm12:10:12" ] } ], "flags": "IS_ALIAS|HAS_SF_FIELD", "index": 15 }, { "mnemonic": "sub", "aliases": [], "opcode": "0x51000000", "mask": "0x7f800000", "class": "ADDSUB_IMM", "feature_set": "V8", "description": "Add/subtract (immediate)", "operands": [ { "kind": "Rd_SP", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn_SP", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "AIMM", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "shift:22:2", "imm12:10:12" ] } ], "flags": "HAS_SF_FIELD", "index": 16 }, { "mnemonic": "subs", "aliases": [], "opcode": "0x71000000", "mask": "0x7f800000", "class": "ADDSUB_IMM", "feature_set": "V8", "description": "Add/subtract (immediate)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn_SP", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "AIMM", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "shift:22:2", "imm12:10:12" ] } ], "flags": "HAS_ALIAS|HAS_SF_FIELD", "index": 17 }, { "mnemonic": "cmp", "aliases": [ 17 ], "opcode": "0x7100001f", "mask": "0x7f80001f", "class": "ADDSUB_IMM", "feature_set": "V8", "description": "Add/subtract (immediate)", "operands": [ { "kind": "Rn_SP", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "AIMM", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "shift:22:2", "imm12:10:12" ] } ], "flags": "IS_ALIAS|HAS_SF_FIELD", "index": 18 }, { "mnemonic": "addg", "aliases": [], "opcode": "0x91800000", "mask": "0xffc0c000", "class": "ADDSUB_IMM", "feature_set": "MEMTAG", "description": "Add/subtract (immediate)", "operands": [ { "kind": "Rd_SP", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn_SP", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "UIMM10", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "immr:16:6" ] }, { "kind": "UIMM4_ADDG", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "imm4_10:10:4" ] } ], "flags": "", "index": 19 }, { "mnemonic": "subg", "aliases": [], "opcode": "0xd1800000", "mask": "0xffc0c000", "class": "ADDSUB_IMM", "feature_set": "MEMTAG", "description": "Add/subtract (immediate)", "operands": [ { "kind": "Rd_SP", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn_SP", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "UIMM10", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "immr:16:6" ] }, { "kind": "UIMM4_ADDG", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "imm4_10:10:4" ] } ], "flags": "", "index": 20 }, { "mnemonic": "add", "aliases": [], "opcode": "0x0b000000", "mask": "0x7f200000", "class": "ADDSUB_SHIFT", "feature_set": "V8", "description": "Add/subtract (shifted register)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm_SFT", "class": "MODIFIED_REG", "qualifiers": [ "W", "X" ], "bit_fields": [] } ], "flags": "HAS_SF_FIELD", "index": 21 }, { "mnemonic": "adds", "aliases": [], "opcode": "0x2b000000", "mask": "0x7f200000", "class": "ADDSUB_SHIFT", "feature_set": "V8", "description": "Add/subtract (shifted register)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm_SFT", "class": "MODIFIED_REG", "qualifiers": [ "W", "X" ], "bit_fields": [] } ], "flags": "HAS_ALIAS|HAS_SF_FIELD", "index": 22 }, { "mnemonic": "cmn", "aliases": [ 22 ], "opcode": "0x2b00001f", "mask": "0x7f20001f", "class": "ADDSUB_SHIFT", "feature_set": "V8", "description": "Add/subtract (shifted register)", "operands": [ { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm_SFT", "class": "MODIFIED_REG", "qualifiers": [ "W", "X" ], "bit_fields": [] } ], "flags": "IS_ALIAS|HAS_SF_FIELD", "index": 23 }, { "mnemonic": "sub", "aliases": [], "opcode": "0x4b000000", "mask": "0x7f200000", "class": "ADDSUB_SHIFT", "feature_set": "V8", "description": "Add/subtract (shifted register)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm_SFT", "class": "MODIFIED_REG", "qualifiers": [ "W", "X" ], "bit_fields": [] } ], "flags": "HAS_ALIAS|HAS_SF_FIELD", "index": 24 }, { "mnemonic": "neg", "aliases": [ 24 ], "opcode": "0x4b0003e0", "mask": "0x7f2003e0", "class": "ADDSUB_SHIFT", "feature_set": "V8", "description": "Add/subtract (shifted register)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rm_SFT", "class": "MODIFIED_REG", "qualifiers": [ "W", "X" ], "bit_fields": [] } ], "flags": "IS_ALIAS|HAS_SF_FIELD", "index": 25 }, { "mnemonic": "subs", "aliases": [], "opcode": "0x6b000000", "mask": "0x7f200000", "class": "ADDSUB_SHIFT", "feature_set": "V8", "description": "Add/subtract (shifted register)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm_SFT", "class": "MODIFIED_REG", "qualifiers": [ "W", "X" ], "bit_fields": [] } ], "flags": "HAS_ALIAS|HAS_SF_FIELD", "index": 26 }, { "mnemonic": "cmp", "aliases": [ 28, 26 ], "opcode": "0x6b00001f", "mask": "0x7f20001f", "class": "ADDSUB_SHIFT", "feature_set": "V8", "description": "Add/subtract (shifted register)", "operands": [ { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm_SFT", "class": "MODIFIED_REG", "qualifiers": [ "W", "X" ], "bit_fields": [] } ], "flags": "IS_ALIAS|HAS_SF_FIELD", "index": 27 }, { "mnemonic": "negs", "aliases": [ 26 ], "opcode": "0x6b0003e0", "mask": "0x7f2003e0", "class": "ADDSUB_SHIFT", "feature_set": "V8", "description": "Add/subtract (shifted register)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rm_SFT", "class": "MODIFIED_REG", "qualifiers": [ "W", "X" ], "bit_fields": [] } ], "flags": "IS_ALIAS|HAS_SF_FIELD", "index": 28 }, { "mnemonic": "saddlv", "aliases": [], "opcode": "0x0e303800", "mask": "0xbf3ffc00", "class": "ASIMDALL", "feature_set": "SIMD", "description": "AdvSIMD across lanes", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_H", "S_H", "S_S", "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_4S" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 29 }, { "mnemonic": "smaxv", "aliases": [], "opcode": "0x0e30a800", "mask": "0xbf3ffc00", "class": "ASIMDALL", "feature_set": "SIMD", "description": "AdvSIMD across lanes", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_B", "S_B", "S_H", "S_H", "S_S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_4S" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 30 }, { "mnemonic": "sminv", "aliases": [], "opcode": "0x0e31a800", "mask": "0xbf3ffc00", "class": "ASIMDALL", "feature_set": "SIMD", "description": "AdvSIMD across lanes", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_B", "S_B", "S_H", "S_H", "S_S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_4S" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 31 }, { "mnemonic": "addv", "aliases": [], "opcode": "0x0e31b800", "mask": "0xbf3ffc00", "class": "ASIMDALL", "feature_set": "SIMD", "description": "AdvSIMD across lanes", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_B", "S_B", "S_H", "S_H", "S_S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_4S" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 32 }, { "mnemonic": "uaddlv", "aliases": [], "opcode": "0x2e303800", "mask": "0xbf3ffc00", "class": "ASIMDALL", "feature_set": "SIMD", "description": "AdvSIMD across lanes", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_H", "S_H", "S_S", "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_4S" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 33 }, { "mnemonic": "umaxv", "aliases": [], "opcode": "0x2e30a800", "mask": "0xbf3ffc00", "class": "ASIMDALL", "feature_set": "SIMD", "description": "AdvSIMD across lanes", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_B", "S_B", "S_H", "S_H", "S_S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_4S" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 34 }, { "mnemonic": "uminv", "aliases": [], "opcode": "0x2e31a800", "mask": "0xbf3ffc00", "class": "ASIMDALL", "feature_set": "SIMD", "description": "AdvSIMD across lanes", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_B", "S_B", "S_H", "S_H", "S_S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_4S" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 35 }, { "mnemonic": "fmaxnmv", "aliases": [], "opcode": "0x2e30c800", "mask": "0xbfbffc00", "class": "ASIMDALL", "feature_set": "SIMD", "description": "AdvSIMD across lanes", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 36 }, { "mnemonic": "fmaxnmv", "aliases": [], "opcode": "0x0e30c800", "mask": "0xbffffc00", "class": "ASIMDALL", "feature_set": "SIMD_F16", "description": "AdvSIMD across lanes", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_H", "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 37 }, { "mnemonic": "fmaxv", "aliases": [], "opcode": "0x2e30f800", "mask": "0xbfbffc00", "class": "ASIMDALL", "feature_set": "SIMD", "description": "AdvSIMD across lanes", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 38 }, { "mnemonic": "fmaxv", "aliases": [], "opcode": "0x0e30f800", "mask": "0xbffffc00", "class": "ASIMDALL", "feature_set": "SIMD_F16", "description": "AdvSIMD across lanes", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_H", "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 39 }, { "mnemonic": "fminnmv", "aliases": [], "opcode": "0x2eb0c800", "mask": "0xbfbffc00", "class": "ASIMDALL", "feature_set": "SIMD", "description": "AdvSIMD across lanes", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 40 }, { "mnemonic": "fminnmv", "aliases": [], "opcode": "0x0eb0c800", "mask": "0xbffffc00", "class": "ASIMDALL", "feature_set": "SIMD_F16", "description": "AdvSIMD across lanes", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_H", "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 41 }, { "mnemonic": "fminv", "aliases": [], "opcode": "0x2eb0f800", "mask": "0xbfbffc00", "class": "ASIMDALL", "feature_set": "SIMD", "description": "AdvSIMD across lanes", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 42 }, { "mnemonic": "fminv", "aliases": [], "opcode": "0x0eb0f800", "mask": "0xbffffc00", "class": "ASIMDALL", "feature_set": "SIMD_F16", "description": "AdvSIMD across lanes", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_H", "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 43 }, { "mnemonic": "saddl", "aliases": [], "opcode": "0x0e200000", "mask": "0xff20fc00", "class": "ASIMDDIFF", "feature_set": "SIMD", "description": "AdvSIMD three different", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 44 }, { "mnemonic": "saddl2", "aliases": [], "opcode": "0x4e200000", "mask": "0xff20fc00", "class": "ASIMDDIFF", "feature_set": "SIMD", "description": "AdvSIMD three different", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 45 }, { "mnemonic": "saddw", "aliases": [], "opcode": "0x0e201000", "mask": "0xff20fc00", "class": "ASIMDDIFF", "feature_set": "SIMD", "description": "AdvSIMD three different", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 46 }, { "mnemonic": "saddw2", "aliases": [], "opcode": "0x4e201000", "mask": "0xff20fc00", "class": "ASIMDDIFF", "feature_set": "SIMD", "description": "AdvSIMD three different", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 47 }, { "mnemonic": "ssubl", "aliases": [], "opcode": "0x0e202000", "mask": "0xff20fc00", "class": "ASIMDDIFF", "feature_set": "SIMD", "description": "AdvSIMD three different", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 48 }, { "mnemonic": "ssubl2", "aliases": [], "opcode": "0x4e202000", "mask": "0xff20fc00", "class": "ASIMDDIFF", "feature_set": "SIMD", "description": "AdvSIMD three different", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 49 }, { "mnemonic": "ssubw", "aliases": [], "opcode": "0x0e203000", "mask": "0xff20fc00", "class": "ASIMDDIFF", "feature_set": "SIMD", "description": "AdvSIMD three different", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 50 }, { "mnemonic": "ssubw2", "aliases": [], "opcode": "0x4e203000", "mask": "0xff20fc00", "class": "ASIMDDIFF", "feature_set": "SIMD", "description": "AdvSIMD three different", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 51 }, { "mnemonic": "addhn", "aliases": [], "opcode": "0x0e204000", "mask": "0xff20fc00", "class": "ASIMDDIFF", "feature_set": "SIMD", "description": "AdvSIMD three different", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 52 }, { "mnemonic": "addhn2", "aliases": [], "opcode": "0x4e204000", "mask": "0xff20fc00", "class": "ASIMDDIFF", "feature_set": "SIMD", "description": "AdvSIMD three different", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 53 }, { "mnemonic": "sabal", "aliases": [], "opcode": "0x0e205000", "mask": "0xff20fc00", "class": "ASIMDDIFF", "feature_set": "SIMD", "description": "AdvSIMD three different", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 54 }, { "mnemonic": "sabal2", "aliases": [], "opcode": "0x4e205000", "mask": "0xff20fc00", "class": "ASIMDDIFF", "feature_set": "SIMD", "description": "AdvSIMD three different", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 55 }, { "mnemonic": "subhn", "aliases": [], "opcode": "0x0e206000", "mask": "0xff20fc00", "class": "ASIMDDIFF", "feature_set": "SIMD", "description": "AdvSIMD three different", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 56 }, { "mnemonic": "subhn2", "aliases": [], "opcode": "0x4e206000", "mask": "0xff20fc00", "class": "ASIMDDIFF", "feature_set": "SIMD", "description": "AdvSIMD three different", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 57 }, { "mnemonic": "sabdl", "aliases": [], "opcode": "0x0e207000", "mask": "0xff20fc00", "class": "ASIMDDIFF", "feature_set": "SIMD", "description": "AdvSIMD three different", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 58 }, { "mnemonic": "sabdl2", "aliases": [], "opcode": "0x4e207000", "mask": "0xff20fc00", "class": "ASIMDDIFF", "feature_set": "SIMD", "description": "AdvSIMD three different", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 59 }, { "mnemonic": "smlal", "aliases": [], "opcode": "0x0e208000", "mask": "0xff20fc00", "class": "ASIMDDIFF", "feature_set": "SIMD", "description": "AdvSIMD three different", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 60 }, { "mnemonic": "smlal2", "aliases": [], "opcode": "0x4e208000", "mask": "0xff20fc00", "class": "ASIMDDIFF", "feature_set": "SIMD", "description": "AdvSIMD three different", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 61 }, { "mnemonic": "sqdmlal", "aliases": [], "opcode": "0x0e209000", "mask": "0xff20fc00", "class": "ASIMDDIFF", "feature_set": "SIMD", "description": "AdvSIMD three different", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_2S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_2S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 62 }, { "mnemonic": "sqdmlal2", "aliases": [], "opcode": "0x4e209000", "mask": "0xff20fc00", "class": "ASIMDDIFF", "feature_set": "SIMD", "description": "AdvSIMD three different", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 63 }, { "mnemonic": "smlsl", "aliases": [], "opcode": "0x0e20a000", "mask": "0xff20fc00", "class": "ASIMDDIFF", "feature_set": "SIMD", "description": "AdvSIMD three different", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 64 }, { "mnemonic": "smlsl2", "aliases": [], "opcode": "0x4e20a000", "mask": "0xff20fc00", "class": "ASIMDDIFF", "feature_set": "SIMD", "description": "AdvSIMD three different", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 65 }, { "mnemonic": "sqdmlsl", "aliases": [], "opcode": "0x0e20b000", "mask": "0xff20fc00", "class": "ASIMDDIFF", "feature_set": "SIMD", "description": "AdvSIMD three different", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_2S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_2S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 66 }, { "mnemonic": "sqdmlsl2", "aliases": [], "opcode": "0x4e20b000", "mask": "0xff20fc00", "class": "ASIMDDIFF", "feature_set": "SIMD", "description": "AdvSIMD three different", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 67 }, { "mnemonic": "smull", "aliases": [], "opcode": "0x0e20c000", "mask": "0xff20fc00", "class": "ASIMDDIFF", "feature_set": "SIMD", "description": "AdvSIMD three different", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 68 }, { "mnemonic": "smull2", "aliases": [], "opcode": "0x4e20c000", "mask": "0xff20fc00", "class": "ASIMDDIFF", "feature_set": "SIMD", "description": "AdvSIMD three different", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 69 }, { "mnemonic": "sqdmull", "aliases": [], "opcode": "0x0e20d000", "mask": "0xff20fc00", "class": "ASIMDDIFF", "feature_set": "SIMD", "description": "AdvSIMD three different", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_2S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_2S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 70 }, { "mnemonic": "sqdmull2", "aliases": [], "opcode": "0x4e20d000", "mask": "0xff20fc00", "class": "ASIMDDIFF", "feature_set": "SIMD", "description": "AdvSIMD three different", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 71 }, { "mnemonic": "pmull", "aliases": [], "opcode": "0x0e20e000", "mask": "0xffe0fc00", "class": "ASIMDDIFF", "feature_set": "SIMD", "description": "AdvSIMD three different", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 72 }, { "mnemonic": "pmull", "aliases": [], "opcode": "0x0ee0e000", "mask": "0xffe0fc00", "class": "ASIMDDIFF", "feature_set": "AES", "description": "AdvSIMD three different", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_1Q" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_1D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_1D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 73 }, { "mnemonic": "pmull2", "aliases": [], "opcode": "0x4e20e000", "mask": "0xffe0fc00", "class": "ASIMDDIFF", "feature_set": "SIMD", "description": "AdvSIMD three different", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_16B" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_16B" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 74 }, { "mnemonic": "pmull2", "aliases": [], "opcode": "0x4ee0e000", "mask": "0xffe0fc00", "class": "ASIMDDIFF", "feature_set": "AES", "description": "AdvSIMD three different", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_1Q" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 75 }, { "mnemonic": "uaddl", "aliases": [], "opcode": "0x2e200000", "mask": "0xff20fc00", "class": "ASIMDDIFF", "feature_set": "SIMD", "description": "AdvSIMD three different", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 76 }, { "mnemonic": "uaddl2", "aliases": [], "opcode": "0x6e200000", "mask": "0xff20fc00", "class": "ASIMDDIFF", "feature_set": "SIMD", "description": "AdvSIMD three different", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 77 }, { "mnemonic": "uaddw", "aliases": [], "opcode": "0x2e201000", "mask": "0xff20fc00", "class": "ASIMDDIFF", "feature_set": "SIMD", "description": "AdvSIMD three different", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 78 }, { "mnemonic": "uaddw2", "aliases": [], "opcode": "0x6e201000", "mask": "0xff20fc00", "class": "ASIMDDIFF", "feature_set": "SIMD", "description": "AdvSIMD three different", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 79 }, { "mnemonic": "usubl", "aliases": [], "opcode": "0x2e202000", "mask": "0xff20fc00", "class": "ASIMDDIFF", "feature_set": "SIMD", "description": "AdvSIMD three different", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 80 }, { "mnemonic": "usubl2", "aliases": [], "opcode": "0x6e202000", "mask": "0xff20fc00", "class": "ASIMDDIFF", "feature_set": "SIMD", "description": "AdvSIMD three different", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 81 }, { "mnemonic": "usubw", "aliases": [], "opcode": "0x2e203000", "mask": "0xff20fc00", "class": "ASIMDDIFF", "feature_set": "SIMD", "description": "AdvSIMD three different", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 82 }, { "mnemonic": "usubw2", "aliases": [], "opcode": "0x6e203000", "mask": "0xff20fc00", "class": "ASIMDDIFF", "feature_set": "SIMD", "description": "AdvSIMD three different", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 83 }, { "mnemonic": "raddhn", "aliases": [], "opcode": "0x2e204000", "mask": "0xff20fc00", "class": "ASIMDDIFF", "feature_set": "SIMD", "description": "AdvSIMD three different", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 84 }, { "mnemonic": "raddhn2", "aliases": [], "opcode": "0x6e204000", "mask": "0xff20fc00", "class": "ASIMDDIFF", "feature_set": "SIMD", "description": "AdvSIMD three different", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 85 }, { "mnemonic": "uabal", "aliases": [], "opcode": "0x2e205000", "mask": "0xff20fc00", "class": "ASIMDDIFF", "feature_set": "SIMD", "description": "AdvSIMD three different", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 86 }, { "mnemonic": "uabal2", "aliases": [], "opcode": "0x6e205000", "mask": "0xff20fc00", "class": "ASIMDDIFF", "feature_set": "SIMD", "description": "AdvSIMD three different", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 87 }, { "mnemonic": "rsubhn", "aliases": [], "opcode": "0x2e206000", "mask": "0xff20fc00", "class": "ASIMDDIFF", "feature_set": "SIMD", "description": "AdvSIMD three different", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 88 }, { "mnemonic": "rsubhn2", "aliases": [], "opcode": "0x6e206000", "mask": "0xff20fc00", "class": "ASIMDDIFF", "feature_set": "SIMD", "description": "AdvSIMD three different", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 89 }, { "mnemonic": "uabdl", "aliases": [], "opcode": "0x2e207000", "mask": "0xff20fc00", "class": "ASIMDDIFF", "feature_set": "SIMD", "description": "AdvSIMD three different", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 90 }, { "mnemonic": "uabdl2", "aliases": [], "opcode": "0x6e207000", "mask": "0xff20fc00", "class": "ASIMDDIFF", "feature_set": "SIMD", "description": "AdvSIMD three different", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 91 }, { "mnemonic": "umlal", "aliases": [], "opcode": "0x2e208000", "mask": "0xff20fc00", "class": "ASIMDDIFF", "feature_set": "SIMD", "description": "AdvSIMD three different", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 92 }, { "mnemonic": "umlal2", "aliases": [], "opcode": "0x6e208000", "mask": "0xff20fc00", "class": "ASIMDDIFF", "feature_set": "SIMD", "description": "AdvSIMD three different", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 93 }, { "mnemonic": "umlsl", "aliases": [], "opcode": "0x2e20a000", "mask": "0xff20fc00", "class": "ASIMDDIFF", "feature_set": "SIMD", "description": "AdvSIMD three different", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 94 }, { "mnemonic": "umlsl2", "aliases": [], "opcode": "0x6e20a000", "mask": "0xff20fc00", "class": "ASIMDDIFF", "feature_set": "SIMD", "description": "AdvSIMD three different", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 95 }, { "mnemonic": "umull", "aliases": [], "opcode": "0x2e20c000", "mask": "0xff20fc00", "class": "ASIMDDIFF", "feature_set": "SIMD", "description": "AdvSIMD three different", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 96 }, { "mnemonic": "umull2", "aliases": [], "opcode": "0x6e20c000", "mask": "0xff20fc00", "class": "ASIMDDIFF", "feature_set": "SIMD", "description": "AdvSIMD three different", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 97 }, { "mnemonic": "smlal", "aliases": [], "opcode": "0x0f002000", "mask": "0xff00f400", "class": "ASIMDELEM", "feature_set": "SIMD", "description": "AdvSIMD vector x indexed element", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_2S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em16", "class": "SIMD_ELEMENT", "qualifiers": [ "S_H", "S_S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 98 }, { "mnemonic": "smlal2", "aliases": [], "opcode": "0x4f002000", "mask": "0xff00f400", "class": "ASIMDELEM", "feature_set": "SIMD", "description": "AdvSIMD vector x indexed element", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em16", "class": "SIMD_ELEMENT", "qualifiers": [ "S_H", "S_S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 99 }, { "mnemonic": "sqdmlal", "aliases": [], "opcode": "0x0f003000", "mask": "0xff00f400", "class": "ASIMDELEM", "feature_set": "SIMD", "description": "AdvSIMD vector x indexed element", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_2S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em16", "class": "SIMD_ELEMENT", "qualifiers": [ "S_H", "S_S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 100 }, { "mnemonic": "sqdmlal2", "aliases": [], "opcode": "0x4f003000", "mask": "0xff00f400", "class": "ASIMDELEM", "feature_set": "SIMD", "description": "AdvSIMD vector x indexed element", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em16", "class": "SIMD_ELEMENT", "qualifiers": [ "S_H", "S_S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 101 }, { "mnemonic": "smlsl", "aliases": [], "opcode": "0x0f006000", "mask": "0xff00f400", "class": "ASIMDELEM", "feature_set": "SIMD", "description": "AdvSIMD vector x indexed element", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_2S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em16", "class": "SIMD_ELEMENT", "qualifiers": [ "S_H", "S_S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 102 }, { "mnemonic": "smlsl2", "aliases": [], "opcode": "0x4f006000", "mask": "0xff00f400", "class": "ASIMDELEM", "feature_set": "SIMD", "description": "AdvSIMD vector x indexed element", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em16", "class": "SIMD_ELEMENT", "qualifiers": [ "S_H", "S_S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 103 }, { "mnemonic": "sqdmlsl", "aliases": [], "opcode": "0x0f007000", "mask": "0xff00f400", "class": "ASIMDELEM", "feature_set": "SIMD", "description": "AdvSIMD vector x indexed element", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_2S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em16", "class": "SIMD_ELEMENT", "qualifiers": [ "S_H", "S_S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 104 }, { "mnemonic": "sqdmlsl2", "aliases": [], "opcode": "0x4f007000", "mask": "0xff00f400", "class": "ASIMDELEM", "feature_set": "SIMD", "description": "AdvSIMD vector x indexed element", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em16", "class": "SIMD_ELEMENT", "qualifiers": [ "S_H", "S_S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 105 }, { "mnemonic": "mul", "aliases": [], "opcode": "0x0f008000", "mask": "0xbf00f400", "class": "ASIMDELEM", "feature_set": "SIMD", "description": "AdvSIMD vector x indexed element", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em16", "class": "SIMD_ELEMENT", "qualifiers": [ "S_H", "S_H", "S_S", "S_S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 106 }, { "mnemonic": "smull", "aliases": [], "opcode": "0x0f00a000", "mask": "0xff00f400", "class": "ASIMDELEM", "feature_set": "SIMD", "description": "AdvSIMD vector x indexed element", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_2S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em16", "class": "SIMD_ELEMENT", "qualifiers": [ "S_H", "S_S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 107 }, { "mnemonic": "smull2", "aliases": [], "opcode": "0x4f00a000", "mask": "0xff00f400", "class": "ASIMDELEM", "feature_set": "SIMD", "description": "AdvSIMD vector x indexed element", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em16", "class": "SIMD_ELEMENT", "qualifiers": [ "S_H", "S_S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 108 }, { "mnemonic": "sqdmull", "aliases": [], "opcode": "0x0f00b000", "mask": "0xff00f400", "class": "ASIMDELEM", "feature_set": "SIMD", "description": "AdvSIMD vector x indexed element", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_2S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em16", "class": "SIMD_ELEMENT", "qualifiers": [ "S_H", "S_S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 109 }, { "mnemonic": "sqdmull2", "aliases": [], "opcode": "0x4f00b000", "mask": "0xff00f400", "class": "ASIMDELEM", "feature_set": "SIMD", "description": "AdvSIMD vector x indexed element", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em16", "class": "SIMD_ELEMENT", "qualifiers": [ "S_H", "S_S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 110 }, { "mnemonic": "sqdmulh", "aliases": [], "opcode": "0x0f00c000", "mask": "0xbf00f400", "class": "ASIMDELEM", "feature_set": "SIMD", "description": "AdvSIMD vector x indexed element", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em16", "class": "SIMD_ELEMENT", "qualifiers": [ "S_H", "S_H", "S_S", "S_S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 111 }, { "mnemonic": "sqrdmulh", "aliases": [], "opcode": "0x0f00d000", "mask": "0xbf00f400", "class": "ASIMDELEM", "feature_set": "SIMD", "description": "AdvSIMD vector x indexed element", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em16", "class": "SIMD_ELEMENT", "qualifiers": [ "S_H", "S_H", "S_S", "S_S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 112 }, { "mnemonic": "fmla", "aliases": [], "opcode": "0x0f801000", "mask": "0xbf80f400", "class": "ASIMDELEM", "feature_set": "SIMD", "description": "AdvSIMD vector x indexed element", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em", "class": "SIMD_ELEMENT", "qualifiers": [ "S_S", "S_S", "S_D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 113 }, { "mnemonic": "fmla", "aliases": [], "opcode": "0x0f001000", "mask": "0xbfc0f400", "class": "ASIMDELEM", "feature_set": "SIMD_F16", "description": "AdvSIMD vector x indexed element", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em16", "class": "SIMD_ELEMENT", "qualifiers": [ "S_H", "S_H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 114 }, { "mnemonic": "fmls", "aliases": [], "opcode": "0x0f805000", "mask": "0xbf80f400", "class": "ASIMDELEM", "feature_set": "SIMD", "description": "AdvSIMD vector x indexed element", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em", "class": "SIMD_ELEMENT", "qualifiers": [ "S_S", "S_S", "S_D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 115 }, { "mnemonic": "fmls", "aliases": [], "opcode": "0x0f005000", "mask": "0xbfc0f400", "class": "ASIMDELEM", "feature_set": "SIMD_F16", "description": "AdvSIMD vector x indexed element", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em16", "class": "SIMD_ELEMENT", "qualifiers": [ "S_H", "S_H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 116 }, { "mnemonic": "fmul", "aliases": [], "opcode": "0x0f809000", "mask": "0xbf80f400", "class": "ASIMDELEM", "feature_set": "SIMD", "description": "AdvSIMD vector x indexed element", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em", "class": "SIMD_ELEMENT", "qualifiers": [ "S_S", "S_S", "S_D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 117 }, { "mnemonic": "fmul", "aliases": [], "opcode": "0x0f009000", "mask": "0xbfc0f400", "class": "ASIMDELEM", "feature_set": "SIMD_F16", "description": "AdvSIMD vector x indexed element", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em16", "class": "SIMD_ELEMENT", "qualifiers": [ "S_H", "S_H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 118 }, { "mnemonic": "mla", "aliases": [], "opcode": "0x2f000000", "mask": "0xbf00f400", "class": "ASIMDELEM", "feature_set": "SIMD", "description": "AdvSIMD vector x indexed element", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em16", "class": "SIMD_ELEMENT", "qualifiers": [ "S_H", "S_H", "S_S", "S_S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 119 }, { "mnemonic": "umlal", "aliases": [], "opcode": "0x2f002000", "mask": "0xff00f400", "class": "ASIMDELEM", "feature_set": "SIMD", "description": "AdvSIMD vector x indexed element", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_2S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em16", "class": "SIMD_ELEMENT", "qualifiers": [ "S_H", "S_S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 120 }, { "mnemonic": "umlal2", "aliases": [], "opcode": "0x6f002000", "mask": "0xff00f400", "class": "ASIMDELEM", "feature_set": "SIMD", "description": "AdvSIMD vector x indexed element", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em16", "class": "SIMD_ELEMENT", "qualifiers": [ "S_H", "S_S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 121 }, { "mnemonic": "mls", "aliases": [], "opcode": "0x2f004000", "mask": "0xbf00f400", "class": "ASIMDELEM", "feature_set": "SIMD", "description": "AdvSIMD vector x indexed element", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em16", "class": "SIMD_ELEMENT", "qualifiers": [ "S_H", "S_H", "S_S", "S_S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 122 }, { "mnemonic": "umlsl", "aliases": [], "opcode": "0x2f006000", "mask": "0xff00f400", "class": "ASIMDELEM", "feature_set": "SIMD", "description": "AdvSIMD vector x indexed element", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_2S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em16", "class": "SIMD_ELEMENT", "qualifiers": [ "S_H", "S_S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 123 }, { "mnemonic": "umlsl2", "aliases": [], "opcode": "0x6f006000", "mask": "0xff00f400", "class": "ASIMDELEM", "feature_set": "SIMD", "description": "AdvSIMD vector x indexed element", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em16", "class": "SIMD_ELEMENT", "qualifiers": [ "S_H", "S_S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 124 }, { "mnemonic": "umull", "aliases": [], "opcode": "0x2f00a000", "mask": "0xff00f400", "class": "ASIMDELEM", "feature_set": "SIMD", "description": "AdvSIMD vector x indexed element", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_2S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em16", "class": "SIMD_ELEMENT", "qualifiers": [ "S_H", "S_S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 125 }, { "mnemonic": "umull2", "aliases": [], "opcode": "0x6f00a000", "mask": "0xff00f400", "class": "ASIMDELEM", "feature_set": "SIMD", "description": "AdvSIMD vector x indexed element", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em16", "class": "SIMD_ELEMENT", "qualifiers": [ "S_H", "S_S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 126 }, { "mnemonic": "fmulx", "aliases": [], "opcode": "0x2f809000", "mask": "0xbf80f400", "class": "ASIMDELEM", "feature_set": "SIMD", "description": "AdvSIMD vector x indexed element", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em", "class": "SIMD_ELEMENT", "qualifiers": [ "S_S", "S_S", "S_D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 127 }, { "mnemonic": "fmulx", "aliases": [], "opcode": "0x2f009000", "mask": "0xbfc0f400", "class": "ASIMDELEM", "feature_set": "SIMD_F16", "description": "AdvSIMD vector x indexed element", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em16", "class": "SIMD_ELEMENT", "qualifiers": [ "S_H", "S_H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 128 }, { "mnemonic": "sqrdmlah", "aliases": [], "opcode": "0x2f00d000", "mask": "0xbf00f400", "class": "ASIMDELEM", "feature_set": "RDMA", "description": "AdvSIMD vector x indexed element", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em16", "class": "SIMD_ELEMENT", "qualifiers": [ "S_H", "S_H", "S_S", "S_S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 129 }, { "mnemonic": "sqrdmlsh", "aliases": [], "opcode": "0x2f00f000", "mask": "0xbf00f400", "class": "ASIMDELEM", "feature_set": "RDMA", "description": "AdvSIMD vector x indexed element", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em16", "class": "SIMD_ELEMENT", "qualifiers": [ "S_H", "S_H", "S_S", "S_S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 130 }, { "mnemonic": "fcmla", "aliases": [], "opcode": "0x2f001000", "mask": "0xbf009400", "class": "ASIMDELEM", "feature_set": "COMPNUM", "description": "AdvSIMD vector x indexed element", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em", "class": "SIMD_ELEMENT", "qualifiers": [ "S_H", "S_H", "S_S" ], "bit_fields": [ "Rm:16:5" ] }, { "kind": "IMM_ROT2", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "rotate2:13:2" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 131 }, { "mnemonic": "ext", "aliases": [], "opcode": "0x2e000000", "mask": "0xbfe08400", "class": "ASIMDEXT", "feature_set": "SIMD", "description": "AdvSIMD EXT", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B" ], "bit_fields": [ "Rm:16:5" ] }, { "kind": "IDX", "class": "IMMEDIATE", "qualifiers": [ "imm_0_7", "imm_0_15" ], "bit_fields": [ "imm4_11:11:4" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 132 }, { "mnemonic": "movi", "aliases": [], "opcode": "0x0f000400", "mask": "0xbff89c00", "class": "ASIMDIMM", "feature_set": "SIMD", "description": "AdvSIMD modified immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SIMD_IMM_SFT", "class": "IMMEDIATE", "qualifiers": [ "LSL", "LSL" ], "bit_fields": [] } ], "flags": "HAS_SIZEQ_FIELD", "index": 133 }, { "mnemonic": "orr", "aliases": [], "opcode": "0x0f001400", "mask": "0xbff89c00", "class": "ASIMDIMM", "feature_set": "SIMD", "description": "AdvSIMD modified immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SIMD_IMM_SFT", "class": "IMMEDIATE", "qualifiers": [ "LSL", "LSL" ], "bit_fields": [] } ], "flags": "HAS_SIZEQ_FIELD", "index": 134 }, { "mnemonic": "movi", "aliases": [], "opcode": "0x0f008400", "mask": "0xbff8dc00", "class": "ASIMDIMM", "feature_set": "SIMD", "description": "AdvSIMD modified immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SIMD_IMM_SFT", "class": "IMMEDIATE", "qualifiers": [ "LSL", "LSL" ], "bit_fields": [] } ], "flags": "HAS_SIZEQ_FIELD", "index": 135 }, { "mnemonic": "orr", "aliases": [], "opcode": "0x0f009400", "mask": "0xbff8dc00", "class": "ASIMDIMM", "feature_set": "SIMD", "description": "AdvSIMD modified immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SIMD_IMM_SFT", "class": "IMMEDIATE", "qualifiers": [ "LSL", "LSL" ], "bit_fields": [] } ], "flags": "HAS_SIZEQ_FIELD", "index": 136 }, { "mnemonic": "movi", "aliases": [], "opcode": "0x0f00c400", "mask": "0xbff8ec00", "class": "ASIMDIMM", "feature_set": "SIMD", "description": "AdvSIMD modified immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SIMD_IMM_SFT", "class": "IMMEDIATE", "qualifiers": [ "MSL", "MSL" ], "bit_fields": [] } ], "flags": "HAS_SIZEQ_FIELD", "index": 137 }, { "mnemonic": "movi", "aliases": [], "opcode": "0x0f00e400", "mask": "0xbff8fc00", "class": "ASIMDIMM", "feature_set": "SIMD", "description": "AdvSIMD modified immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SIMD_IMM_SFT", "class": "IMMEDIATE", "qualifiers": [ "LSL", "LSL" ], "bit_fields": [] } ], "flags": "HAS_SIZEQ_FIELD", "index": 138 }, { "mnemonic": "fmov", "aliases": [], "opcode": "0x0f00f400", "mask": "0xbff8fc00", "class": "ASIMDIMM", "feature_set": "SIMD", "description": "AdvSIMD modified immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SIMD_FPIMM", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_SIZEQ_FIELD", "index": 139 }, { "mnemonic": "fmov", "aliases": [], "opcode": "0x0f00fc00", "mask": "0xbff8fc00", "class": "ASIMDIMM", "feature_set": "SIMD_F16", "description": "AdvSIMD modified immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SIMD_FPIMM", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_SIZEQ_FIELD", "index": 140 }, { "mnemonic": "mvni", "aliases": [], "opcode": "0x2f000400", "mask": "0xbff89c00", "class": "ASIMDIMM", "feature_set": "SIMD", "description": "AdvSIMD modified immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SIMD_IMM_SFT", "class": "IMMEDIATE", "qualifiers": [ "LSL", "LSL" ], "bit_fields": [] } ], "flags": "HAS_SIZEQ_FIELD", "index": 141 }, { "mnemonic": "bic", "aliases": [], "opcode": "0x2f001400", "mask": "0xbff89c00", "class": "ASIMDIMM", "feature_set": "SIMD", "description": "AdvSIMD modified immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SIMD_IMM_SFT", "class": "IMMEDIATE", "qualifiers": [ "LSL", "LSL" ], "bit_fields": [] } ], "flags": "HAS_SIZEQ_FIELD", "index": 142 }, { "mnemonic": "mvni", "aliases": [], "opcode": "0x2f008400", "mask": "0xbff8dc00", "class": "ASIMDIMM", "feature_set": "SIMD", "description": "AdvSIMD modified immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SIMD_IMM_SFT", "class": "IMMEDIATE", "qualifiers": [ "LSL", "LSL" ], "bit_fields": [] } ], "flags": "HAS_SIZEQ_FIELD", "index": 143 }, { "mnemonic": "bic", "aliases": [], "opcode": "0x2f009400", "mask": "0xbff8dc00", "class": "ASIMDIMM", "feature_set": "SIMD", "description": "AdvSIMD modified immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SIMD_IMM_SFT", "class": "IMMEDIATE", "qualifiers": [ "LSL", "LSL" ], "bit_fields": [] } ], "flags": "HAS_SIZEQ_FIELD", "index": 144 }, { "mnemonic": "mvni", "aliases": [], "opcode": "0x2f00c400", "mask": "0xbff8ec00", "class": "ASIMDIMM", "feature_set": "SIMD", "description": "AdvSIMD modified immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SIMD_IMM_SFT", "class": "IMMEDIATE", "qualifiers": [ "MSL", "MSL" ], "bit_fields": [] } ], "flags": "HAS_SIZEQ_FIELD", "index": 145 }, { "mnemonic": "movi", "aliases": [], "opcode": "0x2f00e400", "mask": "0xfff8fc00", "class": "ASIMDIMM", "feature_set": "SIMD", "description": "AdvSIMD modified immediate", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SIMD_IMM", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_SIZEQ_FIELD", "index": 146 }, { "mnemonic": "movi", "aliases": [], "opcode": "0x6f00e400", "mask": "0xfff8fc00", "class": "ASIMDIMM", "feature_set": "SIMD", "description": "AdvSIMD modified immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SIMD_IMM", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_SIZEQ_FIELD", "index": 147 }, { "mnemonic": "fmov", "aliases": [], "opcode": "0x6f00f400", "mask": "0xfff8fc00", "class": "ASIMDIMM", "feature_set": "SIMD", "description": "AdvSIMD modified immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SIMD_FPIMM", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_SIZEQ_FIELD", "index": 148 }, { "mnemonic": "dup", "aliases": [], "opcode": "0x0e000400", "mask": "0xbfe0fc00", "class": "ASIMDINS", "feature_set": "SIMD", "description": "AdvSIMD copy", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "En", "class": "SIMD_ELEMENT", "qualifiers": [ "S_B", "S_B", "S_H", "S_H", "S_S", "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_ADVSIMV_VEC_IN_Q", "index": 149 }, { "mnemonic": "dup", "aliases": [], "opcode": "0x0e000c00", "mask": "0xbfe0fc00", "class": "ASIMDINS", "feature_set": "SIMD", "description": "AdvSIMD copy", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "W", "W", "W", "W", "W", "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_ADVSIMV_VEC_IN_Q", "index": 150 }, { "mnemonic": "smov", "aliases": [], "opcode": "0x0e002c00", "mask": "0xbfe0fc00", "class": "ASIMDINS", "feature_set": "SIMD", "description": "AdvSIMD copy", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X", "X", "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "En", "class": "SIMD_ELEMENT", "qualifiers": [ "S_H", "S_H", "S_S", "S_B", "S_B" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_ADVSIMV_GPRSIZE_IN_Q", "index": 151 }, { "mnemonic": "umov", "aliases": [], "opcode": "0x0e003c00", "mask": "0xbfe0fc00", "class": "ASIMDINS", "feature_set": "SIMD", "description": "AdvSIMD copy", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "W", "X", "W" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "En", "class": "SIMD_ELEMENT", "qualifiers": [ "S_H", "S_S", "S_D", "S_B" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_ALIAS|HAS_ADVSIMV_GPRSIZE_IN_Q", "index": 152 }, { "mnemonic": "mov", "aliases": [ 152 ], "opcode": "0x0e003c00", "mask": "0xbfe0fc00", "class": "ASIMDINS", "feature_set": "SIMD", "description": "AdvSIMD copy", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "En", "class": "SIMD_ELEMENT", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "IS_ALIAS|HAS_ADVSIMV_GPRSIZE_IN_Q", "index": 153 }, { "mnemonic": "ins", "aliases": [], "opcode": "0x4e001c00", "mask": "0xffe0fc00", "class": "ASIMDINS", "feature_set": "SIMD", "description": "AdvSIMD copy", "operands": [ { "kind": "Ed", "class": "SIMD_ELEMENT", "qualifiers": [ "S_H", "S_S", "S_D", "S_B" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "W", "X", "W" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_ALIAS", "index": 154 }, { "mnemonic": "mov", "aliases": [ 154 ], "opcode": "0x4e001c00", "mask": "0xffe0fc00", "class": "ASIMDINS", "feature_set": "SIMD", "description": "AdvSIMD copy", "operands": [ { "kind": "Ed", "class": "SIMD_ELEMENT", "qualifiers": [ "S_H", "S_S", "S_D", "S_B" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "W", "X", "W" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "IS_ALIAS", "index": 155 }, { "mnemonic": "ins", "aliases": [], "opcode": "0x6e000400", "mask": "0xffe08400", "class": "ASIMDINS", "feature_set": "SIMD", "description": "AdvSIMD copy", "operands": [ { "kind": "Ed", "class": "SIMD_ELEMENT", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "En", "class": "SIMD_ELEMENT", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_ALIAS", "index": 156 }, { "mnemonic": "mov", "aliases": [ 156 ], "opcode": "0x6e000400", "mask": "0xffe08400", "class": "ASIMDINS", "feature_set": "SIMD", "description": "AdvSIMD copy", "operands": [ { "kind": "Ed", "class": "SIMD_ELEMENT", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "En", "class": "SIMD_ELEMENT", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "IS_ALIAS", "index": 157 }, { "mnemonic": "frint32z", "aliases": [], "opcode": "0x0e21e800", "mask": "0xbfbffc00", "class": "ASIMDMISC", "feature_set": "FRINTTS", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 158 }, { "mnemonic": "frint32x", "aliases": [], "opcode": "0x2e21e800", "mask": "0xbfbffc00", "class": "ASIMDMISC", "feature_set": "FRINTTS", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 159 }, { "mnemonic": "frint64z", "aliases": [], "opcode": "0x0e21f800", "mask": "0xbfbffc00", "class": "ASIMDMISC", "feature_set": "FRINTTS", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 160 }, { "mnemonic": "frint64x", "aliases": [], "opcode": "0x2e21f800", "mask": "0xbfbffc00", "class": "ASIMDMISC", "feature_set": "FRINTTS", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 161 }, { "mnemonic": "rev64", "aliases": [], "opcode": "0x0e200800", "mask": "0xbf3ffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 162 }, { "mnemonic": "rev16", "aliases": [], "opcode": "0x0e201800", "mask": "0xbf3ffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 163 }, { "mnemonic": "saddlp", "aliases": [], "opcode": "0x0e202800", "mask": "0xbf3ffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H", "V_2S", "V_4S", "V_1D", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 164 }, { "mnemonic": "suqadd", "aliases": [], "opcode": "0x0e203800", "mask": "0xbf3ffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 165 }, { "mnemonic": "cls", "aliases": [], "opcode": "0x0e204800", "mask": "0xbf3ffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 166 }, { "mnemonic": "cnt", "aliases": [], "opcode": "0x0e205800", "mask": "0xbf3ffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 167 }, { "mnemonic": "sadalp", "aliases": [], "opcode": "0x0e206800", "mask": "0xbf3ffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H", "V_2S", "V_4S", "V_1D", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 168 }, { "mnemonic": "sqabs", "aliases": [], "opcode": "0x0e207800", "mask": "0xbf3ffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 169 }, { "mnemonic": "cmgt", "aliases": [], "opcode": "0x0e208800", "mask": "0xbf3ffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM0", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_SIZEQ_FIELD", "index": 170 }, { "mnemonic": "cmeq", "aliases": [], "opcode": "0x0e209800", "mask": "0xbf3ffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM0", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_SIZEQ_FIELD", "index": 171 }, { "mnemonic": "cmlt", "aliases": [], "opcode": "0x0e20a800", "mask": "0xbf3ffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM0", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_SIZEQ_FIELD", "index": 172 }, { "mnemonic": "abs", "aliases": [], "opcode": "0x0e20b800", "mask": "0xbf3ffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 173 }, { "mnemonic": "xtn", "aliases": [], "opcode": "0x0e212800", "mask": "0xff3ffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 174 }, { "mnemonic": "xtn2", "aliases": [], "opcode": "0x4e212800", "mask": "0xff3ffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 175 }, { "mnemonic": "sqxtn", "aliases": [], "opcode": "0x0e214800", "mask": "0xff3ffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 176 }, { "mnemonic": "sqxtn2", "aliases": [], "opcode": "0x4e214800", "mask": "0xff3ffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 177 }, { "mnemonic": "fcvtn", "aliases": [], "opcode": "0x0e216800", "mask": "0xffbffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_2S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SPEC_DECODE_RULES", "index": 178 }, { "mnemonic": "fcvtn2", "aliases": [], "opcode": "0x4e216800", "mask": "0xffbffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SPEC_DECODE_RULES", "index": 179 }, { "mnemonic": "fcvtl", "aliases": [], "opcode": "0x0e217800", "mask": "0xffbffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_2S" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SPEC_DECODE_RULES", "index": 180 }, { "mnemonic": "fcvtl2", "aliases": [], "opcode": "0x4e217800", "mask": "0xffbffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SPEC_DECODE_RULES", "index": 181 }, { "mnemonic": "frintn", "aliases": [], "opcode": "0x0e218800", "mask": "0xbfbffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 182 }, { "mnemonic": "frintn", "aliases": [], "opcode": "0x0e798800", "mask": "0xbffffc00", "class": "ASIMDMISC", "feature_set": "SIMD_F16", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 183 }, { "mnemonic": "frintm", "aliases": [], "opcode": "0x0e219800", "mask": "0xbfbffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 184 }, { "mnemonic": "frintm", "aliases": [], "opcode": "0x0e799800", "mask": "0xbffffc00", "class": "ASIMDMISC", "feature_set": "SIMD_F16", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 185 }, { "mnemonic": "fcvtns", "aliases": [], "opcode": "0x0e21a800", "mask": "0xbfbffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 186 }, { "mnemonic": "fcvtns", "aliases": [], "opcode": "0x0e79a800", "mask": "0xbffffc00", "class": "ASIMDMISC", "feature_set": "SIMD_F16", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 187 }, { "mnemonic": "fcvtms", "aliases": [], "opcode": "0x0e21b800", "mask": "0xbfbffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 188 }, { "mnemonic": "fcvtms", "aliases": [], "opcode": "0x0e79b800", "mask": "0xbffffc00", "class": "ASIMDMISC", "feature_set": "SIMD_F16", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 189 }, { "mnemonic": "fcvtas", "aliases": [], "opcode": "0x0e21c800", "mask": "0xbfbffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 190 }, { "mnemonic": "fcvtas", "aliases": [], "opcode": "0x0e79c800", "mask": "0xbffffc00", "class": "ASIMDMISC", "feature_set": "SIMD_F16", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 191 }, { "mnemonic": "scvtf", "aliases": [], "opcode": "0x0e21d800", "mask": "0xbfbffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 192 }, { "mnemonic": "scvtf", "aliases": [], "opcode": "0x0e79d800", "mask": "0xbffffc00", "class": "ASIMDMISC", "feature_set": "SIMD_F16", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 193 }, { "mnemonic": "fcmgt", "aliases": [], "opcode": "0x0ea0c800", "mask": "0xbfbffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "FPIMM0", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_SIZEQ_FIELD", "index": 194 }, { "mnemonic": "fcmgt", "aliases": [], "opcode": "0x0ef8c800", "mask": "0xbffffc00", "class": "ASIMDMISC", "feature_set": "SIMD_F16", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "FPIMM0", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_SIZEQ_FIELD", "index": 195 }, { "mnemonic": "fcmeq", "aliases": [], "opcode": "0x0ea0d800", "mask": "0xbfbffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "FPIMM0", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_SIZEQ_FIELD", "index": 196 }, { "mnemonic": "fcmeq", "aliases": [], "opcode": "0x0ef8d800", "mask": "0xbffffc00", "class": "ASIMDMISC", "feature_set": "SIMD_F16", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "FPIMM0", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_SIZEQ_FIELD", "index": 197 }, { "mnemonic": "fcmlt", "aliases": [], "opcode": "0x0ea0e800", "mask": "0xbfbffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "FPIMM0", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_SIZEQ_FIELD", "index": 198 }, { "mnemonic": "fcmlt", "aliases": [], "opcode": "0x0ef8e800", "mask": "0xbffffc00", "class": "ASIMDMISC", "feature_set": "SIMD_F16", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "FPIMM0", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_SIZEQ_FIELD", "index": 199 }, { "mnemonic": "fabs", "aliases": [], "opcode": "0x0ea0f800", "mask": "0xbfbffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 200 }, { "mnemonic": "fabs", "aliases": [], "opcode": "0x0ef8f800", "mask": "0xbffffc00", "class": "ASIMDMISC", "feature_set": "SIMD_F16", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 201 }, { "mnemonic": "frintp", "aliases": [], "opcode": "0x0ea18800", "mask": "0xbfbffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 202 }, { "mnemonic": "frintp", "aliases": [], "opcode": "0x0ef98800", "mask": "0xbffffc00", "class": "ASIMDMISC", "feature_set": "SIMD_F16", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 203 }, { "mnemonic": "frintz", "aliases": [], "opcode": "0x0ea19800", "mask": "0xbfbffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 204 }, { "mnemonic": "frintz", "aliases": [], "opcode": "0x0ef99800", "mask": "0xbffffc00", "class": "ASIMDMISC", "feature_set": "SIMD_F16", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 205 }, { "mnemonic": "fcvtps", "aliases": [], "opcode": "0x0ea1a800", "mask": "0xbfbffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 206 }, { "mnemonic": "fcvtps", "aliases": [], "opcode": "0x0ef9a800", "mask": "0xbffffc00", "class": "ASIMDMISC", "feature_set": "SIMD_F16", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 207 }, { "mnemonic": "fcvtzs", "aliases": [], "opcode": "0x0ea1b800", "mask": "0xbfbffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 208 }, { "mnemonic": "fcvtzs", "aliases": [], "opcode": "0x0ef9b800", "mask": "0xbffffc00", "class": "ASIMDMISC", "feature_set": "SIMD_F16", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 209 }, { "mnemonic": "urecpe", "aliases": [], "opcode": "0x0ea1c800", "mask": "0xbfbffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 210 }, { "mnemonic": "frecpe", "aliases": [], "opcode": "0x0ea1d800", "mask": "0xbfbffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 211 }, { "mnemonic": "frecpe", "aliases": [], "opcode": "0x0ef9d800", "mask": "0xbffffc00", "class": "ASIMDMISC", "feature_set": "SIMD_F16", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 212 }, { "mnemonic": "rev32", "aliases": [], "opcode": "0x2e200800", "mask": "0xbf3ffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 213 }, { "mnemonic": "uaddlp", "aliases": [], "opcode": "0x2e202800", "mask": "0xbf3ffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H", "V_2S", "V_4S", "V_1D", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 214 }, { "mnemonic": "usqadd", "aliases": [], "opcode": "0x2e203800", "mask": "0xbf3ffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 215 }, { "mnemonic": "clz", "aliases": [], "opcode": "0x2e204800", "mask": "0xbf3ffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 216 }, { "mnemonic": "uadalp", "aliases": [], "opcode": "0x2e206800", "mask": "0xbf3ffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H", "V_2S", "V_4S", "V_1D", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 217 }, { "mnemonic": "sqneg", "aliases": [], "opcode": "0x2e207800", "mask": "0xbf3ffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 218 }, { "mnemonic": "cmge", "aliases": [], "opcode": "0x2e208800", "mask": "0xbf3ffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM0", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_SIZEQ_FIELD", "index": 219 }, { "mnemonic": "cmle", "aliases": [], "opcode": "0x2e209800", "mask": "0xbf3ffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM0", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_SIZEQ_FIELD", "index": 220 }, { "mnemonic": "neg", "aliases": [], "opcode": "0x2e20b800", "mask": "0xbf3ffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 221 }, { "mnemonic": "sqxtun", "aliases": [], "opcode": "0x2e212800", "mask": "0xff3ffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 222 }, { "mnemonic": "sqxtun2", "aliases": [], "opcode": "0x6e212800", "mask": "0xff3ffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 223 }, { "mnemonic": "shll", "aliases": [], "opcode": "0x2e213800", "mask": "0xff3ffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "SHLL_IMM", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_SIZEQ_FIELD", "index": 224 }, { "mnemonic": "shll2", "aliases": [], "opcode": "0x6e213800", "mask": "0xff3ffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "SHLL_IMM", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_SIZEQ_FIELD", "index": 225 }, { "mnemonic": "uqxtn", "aliases": [], "opcode": "0x2e214800", "mask": "0xff3ffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 226 }, { "mnemonic": "uqxtn2", "aliases": [], "opcode": "0x6e214800", "mask": "0xff3ffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 227 }, { "mnemonic": "fcvtxn", "aliases": [], "opcode": "0x2e616800", "mask": "0xfffffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 228 }, { "mnemonic": "fcvtxn2", "aliases": [], "opcode": "0x6e616800", "mask": "0xfffffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 229 }, { "mnemonic": "frinta", "aliases": [], "opcode": "0x2e218800", "mask": "0xbfbffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 230 }, { "mnemonic": "frinta", "aliases": [], "opcode": "0x2e798800", "mask": "0xbffffc00", "class": "ASIMDMISC", "feature_set": "SIMD_F16", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 231 }, { "mnemonic": "frintx", "aliases": [], "opcode": "0x2e219800", "mask": "0xbfbffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 232 }, { "mnemonic": "frintx", "aliases": [], "opcode": "0x2e799800", "mask": "0xbffffc00", "class": "ASIMDMISC", "feature_set": "SIMD_F16", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 233 }, { "mnemonic": "fcvtnu", "aliases": [], "opcode": "0x2e21a800", "mask": "0xbfbffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 234 }, { "mnemonic": "fcvtnu", "aliases": [], "opcode": "0x2e79a800", "mask": "0xbffffc00", "class": "ASIMDMISC", "feature_set": "SIMD_F16", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 235 }, { "mnemonic": "fcvtmu", "aliases": [], "opcode": "0x2e21b800", "mask": "0xbfbffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 236 }, { "mnemonic": "fcvtmu", "aliases": [], "opcode": "0x2e79b800", "mask": "0xbffffc00", "class": "ASIMDMISC", "feature_set": "SIMD_F16", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 237 }, { "mnemonic": "fcvtau", "aliases": [], "opcode": "0x2e21c800", "mask": "0xbfbffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 238 }, { "mnemonic": "fcvtau", "aliases": [], "opcode": "0x2e79c800", "mask": "0xbffffc00", "class": "ASIMDMISC", "feature_set": "SIMD_F16", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 239 }, { "mnemonic": "ucvtf", "aliases": [], "opcode": "0x2e21d800", "mask": "0xbfbffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 240 }, { "mnemonic": "ucvtf", "aliases": [], "opcode": "0x2e79d800", "mask": "0xbffffc00", "class": "ASIMDMISC", "feature_set": "SIMD_F16", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 241 }, { "mnemonic": "not", "aliases": [], "opcode": "0x2e205800", "mask": "0xbffffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_ALIAS|HAS_SIZEQ_FIELD", "index": 242 }, { "mnemonic": "mvn", "aliases": [ 242 ], "opcode": "0x2e205800", "mask": "0xbffffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "IS_ALIAS|HAS_SIZEQ_FIELD", "index": 243 }, { "mnemonic": "rbit", "aliases": [], "opcode": "0x2e605800", "mask": "0xbffffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 244 }, { "mnemonic": "fcmge", "aliases": [], "opcode": "0x2ea0c800", "mask": "0xbfbffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "FPIMM0", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_SIZEQ_FIELD", "index": 245 }, { "mnemonic": "fcmge", "aliases": [], "opcode": "0x2ef8c800", "mask": "0xbffffc00", "class": "ASIMDMISC", "feature_set": "SIMD_F16", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "FPIMM0", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_SIZEQ_FIELD", "index": 246 }, { "mnemonic": "fcmle", "aliases": [], "opcode": "0x2ea0d800", "mask": "0xbfbffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "FPIMM0", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_SIZEQ_FIELD", "index": 247 }, { "mnemonic": "fcmle", "aliases": [], "opcode": "0x2ef8d800", "mask": "0xbffffc00", "class": "ASIMDMISC", "feature_set": "SIMD_F16", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "FPIMM0", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_SIZEQ_FIELD", "index": 248 }, { "mnemonic": "fneg", "aliases": [], "opcode": "0x2ea0f800", "mask": "0xbfbffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 249 }, { "mnemonic": "fneg", "aliases": [], "opcode": "0x2ef8f800", "mask": "0xbffffc00", "class": "ASIMDMISC", "feature_set": "SIMD_F16", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 250 }, { "mnemonic": "frinti", "aliases": [], "opcode": "0x2ea19800", "mask": "0xbfbffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 251 }, { "mnemonic": "frinti", "aliases": [], "opcode": "0x2ef99800", "mask": "0xbffffc00", "class": "ASIMDMISC", "feature_set": "SIMD_F16", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 252 }, { "mnemonic": "fcvtpu", "aliases": [], "opcode": "0x2ea1a800", "mask": "0xbfbffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 253 }, { "mnemonic": "fcvtpu", "aliases": [], "opcode": "0x2ef9a800", "mask": "0xbffffc00", "class": "ASIMDMISC", "feature_set": "SIMD_F16", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 254 }, { "mnemonic": "fcvtzu", "aliases": [], "opcode": "0x2ea1b800", "mask": "0xbfbffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 255 }, { "mnemonic": "fcvtzu", "aliases": [], "opcode": "0x2ef9b800", "mask": "0xbffffc00", "class": "ASIMDMISC", "feature_set": "SIMD_F16", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 256 }, { "mnemonic": "ursqrte", "aliases": [], "opcode": "0x2ea1c800", "mask": "0xbfbffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 257 }, { "mnemonic": "frsqrte", "aliases": [], "opcode": "0x2ea1d800", "mask": "0xbfbffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 258 }, { "mnemonic": "frsqrte", "aliases": [], "opcode": "0x2ef9d800", "mask": "0xbffffc00", "class": "ASIMDMISC", "feature_set": "SIMD_F16", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 259 }, { "mnemonic": "fsqrt", "aliases": [], "opcode": "0x2ea1f800", "mask": "0xbfbffc00", "class": "ASIMDMISC", "feature_set": "SIMD", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 260 }, { "mnemonic": "fsqrt", "aliases": [], "opcode": "0x2ef9f800", "mask": "0xbffffc00", "class": "ASIMDMISC", "feature_set": "SIMD_F16", "description": "AdvSIMD two-reg misc", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 261 }, { "mnemonic": "uzp1", "aliases": [], "opcode": "0x0e001800", "mask": "0xbf20fc00", "class": "ASIMDPERM", "feature_set": "SIMD", "description": "AdvSIMD ZIP/UZP/TRN", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 262 }, { "mnemonic": "trn1", "aliases": [], "opcode": "0x0e002800", "mask": "0xbf20fc00", "class": "ASIMDPERM", "feature_set": "SIMD", "description": "AdvSIMD ZIP/UZP/TRN", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 263 }, { "mnemonic": "zip1", "aliases": [], "opcode": "0x0e003800", "mask": "0xbf20fc00", "class": "ASIMDPERM", "feature_set": "SIMD", "description": "AdvSIMD ZIP/UZP/TRN", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 264 }, { "mnemonic": "uzp2", "aliases": [], "opcode": "0x0e005800", "mask": "0xbf20fc00", "class": "ASIMDPERM", "feature_set": "SIMD", "description": "AdvSIMD ZIP/UZP/TRN", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 265 }, { "mnemonic": "trn2", "aliases": [], "opcode": "0x0e006800", "mask": "0xbf20fc00", "class": "ASIMDPERM", "feature_set": "SIMD", "description": "AdvSIMD ZIP/UZP/TRN", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 266 }, { "mnemonic": "zip2", "aliases": [], "opcode": "0x0e007800", "mask": "0xbf20fc00", "class": "ASIMDPERM", "feature_set": "SIMD", "description": "AdvSIMD ZIP/UZP/TRN", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 267 }, { "mnemonic": "shadd", "aliases": [], "opcode": "0x0e200400", "mask": "0xbf20fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 268 }, { "mnemonic": "sqadd", "aliases": [], "opcode": "0x0e200c00", "mask": "0xbf20fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 269 }, { "mnemonic": "srhadd", "aliases": [], "opcode": "0x0e201400", "mask": "0xbf20fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 270 }, { "mnemonic": "shsub", "aliases": [], "opcode": "0x0e202400", "mask": "0xbf20fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 271 }, { "mnemonic": "sqsub", "aliases": [], "opcode": "0x0e202c00", "mask": "0xbf20fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 272 }, { "mnemonic": "cmgt", "aliases": [], "opcode": "0x0e203400", "mask": "0xbf20fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 273 }, { "mnemonic": "cmge", "aliases": [], "opcode": "0x0e203c00", "mask": "0xbf20fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 274 }, { "mnemonic": "sshl", "aliases": [], "opcode": "0x0e204400", "mask": "0xbf20fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 275 }, { "mnemonic": "sqshl", "aliases": [], "opcode": "0x0e204c00", "mask": "0xbf20fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 276 }, { "mnemonic": "srshl", "aliases": [], "opcode": "0x0e205400", "mask": "0xbf20fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 277 }, { "mnemonic": "sqrshl", "aliases": [], "opcode": "0x0e205c00", "mask": "0xbf20fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 278 }, { "mnemonic": "smax", "aliases": [], "opcode": "0x0e206400", "mask": "0xbf20fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 279 }, { "mnemonic": "smin", "aliases": [], "opcode": "0x0e206c00", "mask": "0xbf20fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 280 }, { "mnemonic": "sabd", "aliases": [], "opcode": "0x0e207400", "mask": "0xbf20fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 281 }, { "mnemonic": "saba", "aliases": [], "opcode": "0x0e207c00", "mask": "0xbf20fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 282 }, { "mnemonic": "add", "aliases": [], "opcode": "0x0e208400", "mask": "0xbf20fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 283 }, { "mnemonic": "cmtst", "aliases": [], "opcode": "0x0e208c00", "mask": "0xbf20fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 284 }, { "mnemonic": "mla", "aliases": [], "opcode": "0x0e209400", "mask": "0xbf20fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 285 }, { "mnemonic": "mul", "aliases": [], "opcode": "0x0e209c00", "mask": "0xbf20fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 286 }, { "mnemonic": "smaxp", "aliases": [], "opcode": "0x0e20a400", "mask": "0xbf20fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 287 }, { "mnemonic": "sminp", "aliases": [], "opcode": "0x0e20ac00", "mask": "0xbf20fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 288 }, { "mnemonic": "sqdmulh", "aliases": [], "opcode": "0x0e20b400", "mask": "0xbf20fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 289 }, { "mnemonic": "addp", "aliases": [], "opcode": "0x0e20bc00", "mask": "0xbf20fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 290 }, { "mnemonic": "fmaxnm", "aliases": [], "opcode": "0x0e20c400", "mask": "0xbfa0fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 291 }, { "mnemonic": "fmaxnm", "aliases": [], "opcode": "0x0e400400", "mask": "0xbfe0fc00", "class": "ASIMDSAME", "feature_set": "SIMD_F16", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 292 }, { "mnemonic": "fmla", "aliases": [], "opcode": "0x0e20cc00", "mask": "0xbfa0fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 293 }, { "mnemonic": "fmla", "aliases": [], "opcode": "0x0e400c00", "mask": "0xbfe0fc00", "class": "ASIMDSAME", "feature_set": "SIMD_F16", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 294 }, { "mnemonic": "fadd", "aliases": [], "opcode": "0x0e20d400", "mask": "0xbfa0fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 295 }, { "mnemonic": "fadd", "aliases": [], "opcode": "0x0e401400", "mask": "0xbfe0fc00", "class": "ASIMDSAME", "feature_set": "SIMD_F16", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 296 }, { "mnemonic": "fmulx", "aliases": [], "opcode": "0x0e20dc00", "mask": "0xbfa0fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 297 }, { "mnemonic": "fmulx", "aliases": [], "opcode": "0x0e401c00", "mask": "0xbfe0fc00", "class": "ASIMDSAME", "feature_set": "SIMD_F16", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 298 }, { "mnemonic": "fcmeq", "aliases": [], "opcode": "0x0e20e400", "mask": "0xbfa0fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 299 }, { "mnemonic": "fcmeq", "aliases": [], "opcode": "0x0e402400", "mask": "0xbfe0fc00", "class": "ASIMDSAME", "feature_set": "SIMD_F16", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 300 }, { "mnemonic": "fmax", "aliases": [], "opcode": "0x0e20f400", "mask": "0xbfa0fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 301 }, { "mnemonic": "fmax", "aliases": [], "opcode": "0x0e403400", "mask": "0xbfe0fc00", "class": "ASIMDSAME", "feature_set": "SIMD_F16", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 302 }, { "mnemonic": "frecps", "aliases": [], "opcode": "0x0e20fc00", "mask": "0xbfa0fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 303 }, { "mnemonic": "frecps", "aliases": [], "opcode": "0x0e403c00", "mask": "0xbfe0fc00", "class": "ASIMDSAME", "feature_set": "SIMD_F16", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 304 }, { "mnemonic": "and", "aliases": [], "opcode": "0x0e201c00", "mask": "0xbfe0fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 305 }, { "mnemonic": "bic", "aliases": [], "opcode": "0x0e601c00", "mask": "0xbfe0fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 306 }, { "mnemonic": "fminnm", "aliases": [], "opcode": "0x0ea0c400", "mask": "0xbfa0fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 307 }, { "mnemonic": "fminnm", "aliases": [], "opcode": "0x0ec00400", "mask": "0xbfe0fc00", "class": "ASIMDSAME", "feature_set": "SIMD_F16", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 308 }, { "mnemonic": "fmls", "aliases": [], "opcode": "0x0ea0cc00", "mask": "0xbfa0fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 309 }, { "mnemonic": "fmls", "aliases": [], "opcode": "0x0ec00c00", "mask": "0xbfe0fc00", "class": "ASIMDSAME", "feature_set": "SIMD_F16", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 310 }, { "mnemonic": "fsub", "aliases": [], "opcode": "0x0ea0d400", "mask": "0xbfa0fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 311 }, { "mnemonic": "fsub", "aliases": [], "opcode": "0x0ec01400", "mask": "0xbfe0fc00", "class": "ASIMDSAME", "feature_set": "SIMD_F16", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 312 }, { "mnemonic": "fmin", "aliases": [], "opcode": "0x0ea0f400", "mask": "0xbfa0fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 313 }, { "mnemonic": "fmin", "aliases": [], "opcode": "0x0ec03400", "mask": "0xbfe0fc00", "class": "ASIMDSAME", "feature_set": "SIMD_F16", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 314 }, { "mnemonic": "frsqrts", "aliases": [], "opcode": "0x0ea0fc00", "mask": "0xbfa0fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 315 }, { "mnemonic": "frsqrts", "aliases": [], "opcode": "0x0ec03c00", "mask": "0xbfe0fc00", "class": "ASIMDSAME", "feature_set": "SIMD_F16", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 316 }, { "mnemonic": "orr", "aliases": [], "opcode": "0x0ea01c00", "mask": "0xbfe0fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ALIAS|HAS_SIZEQ_FIELD", "index": 317 }, { "mnemonic": "mov", "aliases": [ 317 ], "opcode": "0x0ea01c00", "mask": "0xbfe0fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "IS_ALIAS", "index": 318 }, { "mnemonic": "orn", "aliases": [], "opcode": "0x0ee01c00", "mask": "0xbfe0fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 319 }, { "mnemonic": "uhadd", "aliases": [], "opcode": "0x2e200400", "mask": "0xbf20fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 320 }, { "mnemonic": "uqadd", "aliases": [], "opcode": "0x2e200c00", "mask": "0xbf20fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 321 }, { "mnemonic": "urhadd", "aliases": [], "opcode": "0x2e201400", "mask": "0xbf20fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 322 }, { "mnemonic": "uhsub", "aliases": [], "opcode": "0x2e202400", "mask": "0xbf20fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 323 }, { "mnemonic": "uqsub", "aliases": [], "opcode": "0x2e202c00", "mask": "0xbf20fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 324 }, { "mnemonic": "cmhi", "aliases": [], "opcode": "0x2e203400", "mask": "0xbf20fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 325 }, { "mnemonic": "cmhs", "aliases": [], "opcode": "0x2e203c00", "mask": "0xbf20fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 326 }, { "mnemonic": "ushl", "aliases": [], "opcode": "0x2e204400", "mask": "0xbf20fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 327 }, { "mnemonic": "uqshl", "aliases": [], "opcode": "0x2e204c00", "mask": "0xbf20fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 328 }, { "mnemonic": "urshl", "aliases": [], "opcode": "0x2e205400", "mask": "0xbf20fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 329 }, { "mnemonic": "uqrshl", "aliases": [], "opcode": "0x2e205c00", "mask": "0xbf20fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 330 }, { "mnemonic": "umax", "aliases": [], "opcode": "0x2e206400", "mask": "0xbf20fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 331 }, { "mnemonic": "umin", "aliases": [], "opcode": "0x2e206c00", "mask": "0xbf20fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 332 }, { "mnemonic": "uabd", "aliases": [], "opcode": "0x2e207400", "mask": "0xbf20fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 333 }, { "mnemonic": "uaba", "aliases": [], "opcode": "0x2e207c00", "mask": "0xbf20fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 334 }, { "mnemonic": "sub", "aliases": [], "opcode": "0x2e208400", "mask": "0xbf20fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 335 }, { "mnemonic": "cmeq", "aliases": [], "opcode": "0x2e208c00", "mask": "0xbf20fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 336 }, { "mnemonic": "mls", "aliases": [], "opcode": "0x2e209400", "mask": "0xbf20fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 337 }, { "mnemonic": "pmul", "aliases": [], "opcode": "0x2e209c00", "mask": "0xbf20fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 338 }, { "mnemonic": "umaxp", "aliases": [], "opcode": "0x2e20a400", "mask": "0xbf20fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 339 }, { "mnemonic": "uminp", "aliases": [], "opcode": "0x2e20ac00", "mask": "0xbf20fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 340 }, { "mnemonic": "sqrdmulh", "aliases": [], "opcode": "0x2e20b400", "mask": "0xbf20fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 341 }, { "mnemonic": "fmaxnmp", "aliases": [], "opcode": "0x2e20c400", "mask": "0xbfa0fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 342 }, { "mnemonic": "fmaxnmp", "aliases": [], "opcode": "0x2e400400", "mask": "0xbfe0fc00", "class": "ASIMDSAME", "feature_set": "SIMD_F16", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 343 }, { "mnemonic": "faddp", "aliases": [], "opcode": "0x2e20d400", "mask": "0xbfa0fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 344 }, { "mnemonic": "faddp", "aliases": [], "opcode": "0x2e401400", "mask": "0xbfe0fc00", "class": "ASIMDSAME", "feature_set": "SIMD_F16", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 345 }, { "mnemonic": "fmul", "aliases": [], "opcode": "0x2e20dc00", "mask": "0xbfa0fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 346 }, { "mnemonic": "fmul", "aliases": [], "opcode": "0x2e401c00", "mask": "0xbfe0fc00", "class": "ASIMDSAME", "feature_set": "SIMD_F16", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 347 }, { "mnemonic": "fcmge", "aliases": [], "opcode": "0x2e20e400", "mask": "0xbfa0fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 348 }, { "mnemonic": "fcmge", "aliases": [], "opcode": "0x2e402400", "mask": "0xbfe0fc00", "class": "ASIMDSAME", "feature_set": "SIMD_F16", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 349 }, { "mnemonic": "facge", "aliases": [], "opcode": "0x2e20ec00", "mask": "0xbfa0fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 350 }, { "mnemonic": "facge", "aliases": [], "opcode": "0x2e402c00", "mask": "0xbfe0fc00", "class": "ASIMDSAME", "feature_set": "SIMD_F16", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 351 }, { "mnemonic": "fmaxp", "aliases": [], "opcode": "0x2e20f400", "mask": "0xbfa0fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 352 }, { "mnemonic": "fmaxp", "aliases": [], "opcode": "0x2e403400", "mask": "0xbfe0fc00", "class": "ASIMDSAME", "feature_set": "SIMD_F16", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 353 }, { "mnemonic": "fdiv", "aliases": [], "opcode": "0x2e20fc00", "mask": "0xbfa0fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 354 }, { "mnemonic": "fdiv", "aliases": [], "opcode": "0x2e403c00", "mask": "0xbfe0fc00", "class": "ASIMDSAME", "feature_set": "SIMD_F16", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 355 }, { "mnemonic": "eor", "aliases": [], "opcode": "0x2e201c00", "mask": "0xbfe0fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 356 }, { "mnemonic": "bsl", "aliases": [], "opcode": "0x2e601c00", "mask": "0xbfe0fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 357 }, { "mnemonic": "fminnmp", "aliases": [], "opcode": "0x2ea0c400", "mask": "0xbfa0fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 358 }, { "mnemonic": "fminnmp", "aliases": [], "opcode": "0x2ec00400", "mask": "0xbfe0fc00", "class": "ASIMDSAME", "feature_set": "SIMD_F16", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 359 }, { "mnemonic": "fabd", "aliases": [], "opcode": "0x2ea0d400", "mask": "0xbfa0fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 360 }, { "mnemonic": "fabd", "aliases": [], "opcode": "0x2ec01400", "mask": "0xbfe0fc00", "class": "ASIMDSAME", "feature_set": "SIMD_F16", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 361 }, { "mnemonic": "fcmgt", "aliases": [], "opcode": "0x2ea0e400", "mask": "0xbfa0fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 362 }, { "mnemonic": "fcmgt", "aliases": [], "opcode": "0x2ec02400", "mask": "0xbfe0fc00", "class": "ASIMDSAME", "feature_set": "SIMD_F16", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 363 }, { "mnemonic": "facgt", "aliases": [], "opcode": "0x2ea0ec00", "mask": "0xbfa0fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 364 }, { "mnemonic": "facgt", "aliases": [], "opcode": "0x2ec02c00", "mask": "0xbfe0fc00", "class": "ASIMDSAME", "feature_set": "SIMD_F16", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 365 }, { "mnemonic": "fminp", "aliases": [], "opcode": "0x2ea0f400", "mask": "0xbfa0fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 366 }, { "mnemonic": "fminp", "aliases": [], "opcode": "0x2ec03400", "mask": "0xbfe0fc00", "class": "ASIMDSAME", "feature_set": "SIMD_F16", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 367 }, { "mnemonic": "bit", "aliases": [], "opcode": "0x2ea01c00", "mask": "0xbfe0fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 368 }, { "mnemonic": "bif", "aliases": [], "opcode": "0x2ee01c00", "mask": "0xbfe0fc00", "class": "ASIMDSAME", "feature_set": "SIMD", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 369 }, { "mnemonic": "sqrdmlah", "aliases": [], "opcode": "0x2e008400", "mask": "0xbf20fc00", "class": "ASIMDSAME", "feature_set": "RDMA", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 370 }, { "mnemonic": "sqrdmlsh", "aliases": [], "opcode": "0x2e008c00", "mask": "0xbf20fc00", "class": "ASIMDSAME", "feature_set": "RDMA", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H", "V_2S", "V_4S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 371 }, { "mnemonic": "fcmla", "aliases": [], "opcode": "0x2e00c400", "mask": "0xbf20e400", "class": "ASIMDSAME", "feature_set": "COMPNUM", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] }, { "kind": "IMM_ROT1", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "rotate1:11:2" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 372 }, { "mnemonic": "fcadd", "aliases": [], "opcode": "0x2e00e400", "mask": "0xbf20ec00", "class": "ASIMDSAME", "feature_set": "COMPNUM", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rm:16:5" ] }, { "kind": "IMM_ROT3", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "rotate3:12:1" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 373 }, { "mnemonic": "sshr", "aliases": [], "opcode": "0x0f000400", "mask": "0xbf80fc00", "class": "ASIMDSHF", "feature_set": "SIMD", "description": "AdvSIMD shift by immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSR", "class": "IMMEDIATE", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [] } ], "flags": "", "index": 374 }, { "mnemonic": "ssra", "aliases": [], "opcode": "0x0f001400", "mask": "0xbf80fc00", "class": "ASIMDSHF", "feature_set": "SIMD", "description": "AdvSIMD shift by immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSR", "class": "IMMEDIATE", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [] } ], "flags": "", "index": 375 }, { "mnemonic": "srshr", "aliases": [], "opcode": "0x0f002400", "mask": "0xbf80fc00", "class": "ASIMDSHF", "feature_set": "SIMD", "description": "AdvSIMD shift by immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSR", "class": "IMMEDIATE", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [] } ], "flags": "", "index": 376 }, { "mnemonic": "srsra", "aliases": [], "opcode": "0x0f003400", "mask": "0xbf80fc00", "class": "ASIMDSHF", "feature_set": "SIMD", "description": "AdvSIMD shift by immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSR", "class": "IMMEDIATE", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [] } ], "flags": "", "index": 377 }, { "mnemonic": "shl", "aliases": [], "opcode": "0x0f005400", "mask": "0xbf80fc00", "class": "ASIMDSHF", "feature_set": "SIMD", "description": "AdvSIMD shift by immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSL", "class": "IMMEDIATE", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [] } ], "flags": "", "index": 378 }, { "mnemonic": "sqshl", "aliases": [], "opcode": "0x0f007400", "mask": "0xbf80fc00", "class": "ASIMDSHF", "feature_set": "SIMD", "description": "AdvSIMD shift by immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSL", "class": "IMMEDIATE", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [] } ], "flags": "", "index": 379 }, { "mnemonic": "shrn", "aliases": [], "opcode": "0x0f008400", "mask": "0xff80fc00", "class": "ASIMDSHF", "feature_set": "SIMD", "description": "AdvSIMD shift by immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSR", "class": "IMMEDIATE", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [] } ], "flags": "", "index": 380 }, { "mnemonic": "shrn2", "aliases": [], "opcode": "0x4f008400", "mask": "0xff80fc00", "class": "ASIMDSHF", "feature_set": "SIMD", "description": "AdvSIMD shift by immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSR", "class": "IMMEDIATE", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [] } ], "flags": "", "index": 381 }, { "mnemonic": "rshrn", "aliases": [], "opcode": "0x0f008c00", "mask": "0xff80fc00", "class": "ASIMDSHF", "feature_set": "SIMD", "description": "AdvSIMD shift by immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSR", "class": "IMMEDIATE", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [] } ], "flags": "", "index": 382 }, { "mnemonic": "rshrn2", "aliases": [], "opcode": "0x4f008c00", "mask": "0xff80fc00", "class": "ASIMDSHF", "feature_set": "SIMD", "description": "AdvSIMD shift by immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSR", "class": "IMMEDIATE", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [] } ], "flags": "", "index": 383 }, { "mnemonic": "sqshrn", "aliases": [], "opcode": "0x0f009400", "mask": "0xff80fc00", "class": "ASIMDSHF", "feature_set": "SIMD", "description": "AdvSIMD shift by immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSR", "class": "IMMEDIATE", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [] } ], "flags": "", "index": 384 }, { "mnemonic": "sqshrn2", "aliases": [], "opcode": "0x4f009400", "mask": "0xff80fc00", "class": "ASIMDSHF", "feature_set": "SIMD", "description": "AdvSIMD shift by immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSR", "class": "IMMEDIATE", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [] } ], "flags": "", "index": 385 }, { "mnemonic": "sqrshrn", "aliases": [], "opcode": "0x0f009c00", "mask": "0xff80fc00", "class": "ASIMDSHF", "feature_set": "SIMD", "description": "AdvSIMD shift by immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSR", "class": "IMMEDIATE", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [] } ], "flags": "", "index": 386 }, { "mnemonic": "sqrshrn2", "aliases": [], "opcode": "0x4f009c00", "mask": "0xff80fc00", "class": "ASIMDSHF", "feature_set": "SIMD", "description": "AdvSIMD shift by immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSR", "class": "IMMEDIATE", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [] } ], "flags": "", "index": 387 }, { "mnemonic": "sshll", "aliases": [], "opcode": "0x0f00a400", "mask": "0xff80fc00", "class": "ASIMDSHF", "feature_set": "SIMD", "description": "AdvSIMD shift by immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSL", "class": "IMMEDIATE", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [] } ], "flags": "HAS_ALIAS", "index": 388 }, { "mnemonic": "sxtl", "aliases": [ 388 ], "opcode": "0x0f00a400", "mask": "0xff87fc00", "class": "ASIMDSHF", "feature_set": "SIMD", "description": "AdvSIMD shift by immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "IS_ALIAS", "index": 389 }, { "mnemonic": "sshll2", "aliases": [], "opcode": "0x4f00a400", "mask": "0xff80fc00", "class": "ASIMDSHF", "feature_set": "SIMD", "description": "AdvSIMD shift by immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSL", "class": "IMMEDIATE", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [] } ], "flags": "HAS_ALIAS", "index": 390 }, { "mnemonic": "sxtl2", "aliases": [ 390 ], "opcode": "0x4f00a400", "mask": "0xff87fc00", "class": "ASIMDSHF", "feature_set": "SIMD", "description": "AdvSIMD shift by immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "IS_ALIAS", "index": 391 }, { "mnemonic": "scvtf", "aliases": [], "opcode": "0x0f00e400", "mask": "0xbf80fc00", "class": "ASIMDSHF", "feature_set": "SIMD", "description": "AdvSIMD shift by immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSR", "class": "IMMEDIATE", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [] } ], "flags": "", "index": 392 }, { "mnemonic": "scvtf", "aliases": [], "opcode": "0x0f10e400", "mask": "0xbf90fc00", "class": "ASIMDSHF", "feature_set": "SIMD_F16", "description": "AdvSIMD shift by immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSR", "class": "IMMEDIATE", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [] } ], "flags": "", "index": 393 }, { "mnemonic": "fcvtzs", "aliases": [], "opcode": "0x0f00fc00", "mask": "0xbf80fc00", "class": "ASIMDSHF", "feature_set": "SIMD", "description": "AdvSIMD shift by immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSR", "class": "IMMEDIATE", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [] } ], "flags": "", "index": 394 }, { "mnemonic": "fcvtzs", "aliases": [], "opcode": "0x0f10fc00", "mask": "0xbf90fc00", "class": "ASIMDSHF", "feature_set": "SIMD_F16", "description": "AdvSIMD shift by immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSR", "class": "IMMEDIATE", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [] } ], "flags": "", "index": 395 }, { "mnemonic": "ushr", "aliases": [], "opcode": "0x2f000400", "mask": "0xbf80fc00", "class": "ASIMDSHF", "feature_set": "SIMD", "description": "AdvSIMD shift by immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSR", "class": "IMMEDIATE", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [] } ], "flags": "", "index": 396 }, { "mnemonic": "usra", "aliases": [], "opcode": "0x2f001400", "mask": "0xbf80fc00", "class": "ASIMDSHF", "feature_set": "SIMD", "description": "AdvSIMD shift by immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSR", "class": "IMMEDIATE", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [] } ], "flags": "", "index": 397 }, { "mnemonic": "urshr", "aliases": [], "opcode": "0x2f002400", "mask": "0xbf80fc00", "class": "ASIMDSHF", "feature_set": "SIMD", "description": "AdvSIMD shift by immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSR", "class": "IMMEDIATE", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [] } ], "flags": "", "index": 398 }, { "mnemonic": "ursra", "aliases": [], "opcode": "0x2f003400", "mask": "0xbf80fc00", "class": "ASIMDSHF", "feature_set": "SIMD", "description": "AdvSIMD shift by immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSR", "class": "IMMEDIATE", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [] } ], "flags": "", "index": 399 }, { "mnemonic": "sri", "aliases": [], "opcode": "0x2f004400", "mask": "0xbf80fc00", "class": "ASIMDSHF", "feature_set": "SIMD", "description": "AdvSIMD shift by immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSR", "class": "IMMEDIATE", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [] } ], "flags": "", "index": 400 }, { "mnemonic": "sli", "aliases": [], "opcode": "0x2f005400", "mask": "0xbf80fc00", "class": "ASIMDSHF", "feature_set": "SIMD", "description": "AdvSIMD shift by immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSL", "class": "IMMEDIATE", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [] } ], "flags": "", "index": 401 }, { "mnemonic": "sqshlu", "aliases": [], "opcode": "0x2f006400", "mask": "0xbf80fc00", "class": "ASIMDSHF", "feature_set": "SIMD", "description": "AdvSIMD shift by immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSL", "class": "IMMEDIATE", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [] } ], "flags": "", "index": 402 }, { "mnemonic": "uqshl", "aliases": [], "opcode": "0x2f007400", "mask": "0xbf80fc00", "class": "ASIMDSHF", "feature_set": "SIMD", "description": "AdvSIMD shift by immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSL", "class": "IMMEDIATE", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [] } ], "flags": "", "index": 403 }, { "mnemonic": "sqshrun", "aliases": [], "opcode": "0x2f008400", "mask": "0xff80fc00", "class": "ASIMDSHF", "feature_set": "SIMD", "description": "AdvSIMD shift by immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSR", "class": "IMMEDIATE", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [] } ], "flags": "", "index": 404 }, { "mnemonic": "sqshrun2", "aliases": [], "opcode": "0x6f008400", "mask": "0xff80fc00", "class": "ASIMDSHF", "feature_set": "SIMD", "description": "AdvSIMD shift by immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSR", "class": "IMMEDIATE", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [] } ], "flags": "", "index": 405 }, { "mnemonic": "sqrshrun", "aliases": [], "opcode": "0x2f008c00", "mask": "0xff80fc00", "class": "ASIMDSHF", "feature_set": "SIMD", "description": "AdvSIMD shift by immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSR", "class": "IMMEDIATE", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [] } ], "flags": "", "index": 406 }, { "mnemonic": "sqrshrun2", "aliases": [], "opcode": "0x6f008c00", "mask": "0xff80fc00", "class": "ASIMDSHF", "feature_set": "SIMD", "description": "AdvSIMD shift by immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSR", "class": "IMMEDIATE", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [] } ], "flags": "", "index": 407 }, { "mnemonic": "uqshrn", "aliases": [], "opcode": "0x2f009400", "mask": "0xff80fc00", "class": "ASIMDSHF", "feature_set": "SIMD", "description": "AdvSIMD shift by immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSR", "class": "IMMEDIATE", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [] } ], "flags": "", "index": 408 }, { "mnemonic": "uqshrn2", "aliases": [], "opcode": "0x6f009400", "mask": "0xff80fc00", "class": "ASIMDSHF", "feature_set": "SIMD", "description": "AdvSIMD shift by immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSR", "class": "IMMEDIATE", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [] } ], "flags": "", "index": 409 }, { "mnemonic": "uqrshrn", "aliases": [], "opcode": "0x2f009c00", "mask": "0xff80fc00", "class": "ASIMDSHF", "feature_set": "SIMD", "description": "AdvSIMD shift by immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSR", "class": "IMMEDIATE", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [] } ], "flags": "", "index": 410 }, { "mnemonic": "uqrshrn2", "aliases": [], "opcode": "0x6f009c00", "mask": "0xff80fc00", "class": "ASIMDSHF", "feature_set": "SIMD", "description": "AdvSIMD shift by immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSR", "class": "IMMEDIATE", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [] } ], "flags": "", "index": 411 }, { "mnemonic": "ushll", "aliases": [], "opcode": "0x2f00a400", "mask": "0xff80fc00", "class": "ASIMDSHF", "feature_set": "SIMD", "description": "AdvSIMD shift by immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSL", "class": "IMMEDIATE", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [] } ], "flags": "HAS_ALIAS", "index": 412 }, { "mnemonic": "uxtl", "aliases": [ 412 ], "opcode": "0x2f00a400", "mask": "0xff87fc00", "class": "ASIMDSHF", "feature_set": "SIMD", "description": "AdvSIMD shift by immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_4H", "V_2S" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "IS_ALIAS", "index": 413 }, { "mnemonic": "ushll2", "aliases": [], "opcode": "0x6f00a400", "mask": "0xff80fc00", "class": "ASIMDSHF", "feature_set": "SIMD", "description": "AdvSIMD shift by immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSL", "class": "IMMEDIATE", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [] } ], "flags": "HAS_ALIAS", "index": 414 }, { "mnemonic": "uxtl2", "aliases": [ 414 ], "opcode": "0x6f00a400", "mask": "0xff87fc00", "class": "ASIMDSHF", "feature_set": "SIMD", "description": "AdvSIMD shift by immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "IS_ALIAS", "index": 415 }, { "mnemonic": "ucvtf", "aliases": [], "opcode": "0x2f00e400", "mask": "0xbf80fc00", "class": "ASIMDSHF", "feature_set": "SIMD", "description": "AdvSIMD shift by immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSR", "class": "IMMEDIATE", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [] } ], "flags": "", "index": 416 }, { "mnemonic": "ucvtf", "aliases": [], "opcode": "0x2f10e400", "mask": "0xbf90fc00", "class": "ASIMDSHF", "feature_set": "SIMD_F16", "description": "AdvSIMD shift by immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSR", "class": "IMMEDIATE", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [] } ], "flags": "", "index": 417 }, { "mnemonic": "fcvtzu", "aliases": [], "opcode": "0x2f00fc00", "mask": "0xbf80fc00", "class": "ASIMDSHF", "feature_set": "SIMD", "description": "AdvSIMD shift by immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSR", "class": "IMMEDIATE", "qualifiers": [ "V_2S", "V_4S", "V_2D" ], "bit_fields": [] } ], "flags": "", "index": 418 }, { "mnemonic": "fcvtzu", "aliases": [], "opcode": "0x2f10fc00", "mask": "0xbf90fc00", "class": "ASIMDSHF", "feature_set": "SIMD_F16", "description": "AdvSIMD shift by immediate", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSR", "class": "IMMEDIATE", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [] } ], "flags": "", "index": 419 }, { "mnemonic": "tbl", "aliases": [], "opcode": "0x0e000000", "mask": "0xbfe09c00", "class": "ASIMDTBL", "feature_set": "SIMD", "description": "AdvSIMD TBL/TBX", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "LVn", "class": "SIMD_REGLIST", "qualifiers": [ "V_16B", "V_16B" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 420 }, { "mnemonic": "tbx", "aliases": [], "opcode": "0x0e001000", "mask": "0xbfe09c00", "class": "ASIMDTBL", "feature_set": "SIMD", "description": "AdvSIMD TBL/TBX", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "LVn", "class": "SIMD_REGLIST", "qualifiers": [ "V_16B", "V_16B" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 421 }, { "mnemonic": "sqdmlal", "aliases": [], "opcode": "0x5e209000", "mask": "0xff20fc00", "class": "ASISDDIFF", "feature_set": "SIMD", "description": "AdvSIMD scalar three different", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H", "S_S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Sm", "class": "SISD_REG", "qualifiers": [ "S_H", "S_S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 422 }, { "mnemonic": "sqdmlsl", "aliases": [], "opcode": "0x5e20b000", "mask": "0xff20fc00", "class": "ASISDDIFF", "feature_set": "SIMD", "description": "AdvSIMD scalar three different", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H", "S_S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Sm", "class": "SISD_REG", "qualifiers": [ "S_H", "S_S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 423 }, { "mnemonic": "sqdmull", "aliases": [], "opcode": "0x5e20d000", "mask": "0xff20fc00", "class": "ASISDDIFF", "feature_set": "SIMD", "description": "AdvSIMD scalar three different", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H", "S_S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Sm", "class": "SISD_REG", "qualifiers": [ "S_H", "S_S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 424 }, { "mnemonic": "sqdmlal", "aliases": [], "opcode": "0x5f003000", "mask": "0xff00f400", "class": "ASISDELEM", "feature_set": "SIMD", "description": "AdvSIMD scalar x indexed element", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H", "S_S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em16", "class": "SIMD_ELEMENT", "qualifiers": [ "S_H", "S_S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 425 }, { "mnemonic": "sqdmlsl", "aliases": [], "opcode": "0x5f007000", "mask": "0xff00f400", "class": "ASISDELEM", "feature_set": "SIMD", "description": "AdvSIMD scalar x indexed element", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H", "S_S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em16", "class": "SIMD_ELEMENT", "qualifiers": [ "S_H", "S_S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 426 }, { "mnemonic": "sqdmull", "aliases": [], "opcode": "0x5f00b000", "mask": "0xff00f400", "class": "ASISDELEM", "feature_set": "SIMD", "description": "AdvSIMD scalar x indexed element", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H", "S_S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em16", "class": "SIMD_ELEMENT", "qualifiers": [ "S_H", "S_S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 427 }, { "mnemonic": "sqdmulh", "aliases": [], "opcode": "0x5f00c000", "mask": "0xff00f400", "class": "ASISDELEM", "feature_set": "SIMD", "description": "AdvSIMD scalar x indexed element", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_H", "S_S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H", "S_S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em16", "class": "SIMD_ELEMENT", "qualifiers": [ "S_H", "S_S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 428 }, { "mnemonic": "sqrdmulh", "aliases": [], "opcode": "0x5f00d000", "mask": "0xff00f400", "class": "ASISDELEM", "feature_set": "SIMD", "description": "AdvSIMD scalar x indexed element", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_H", "S_S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H", "S_S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em16", "class": "SIMD_ELEMENT", "qualifiers": [ "S_H", "S_S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 429 }, { "mnemonic": "fmla", "aliases": [], "opcode": "0x5f801000", "mask": "0xff80f400", "class": "ASISDELEM", "feature_set": "SIMD", "description": "AdvSIMD scalar x indexed element", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em", "class": "SIMD_ELEMENT", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 430 }, { "mnemonic": "fmla", "aliases": [], "opcode": "0x5f001000", "mask": "0xffc0f400", "class": "ASISDELEM", "feature_set": "SIMD_F16", "description": "AdvSIMD scalar x indexed element", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em16", "class": "SIMD_ELEMENT", "qualifiers": [ "S_H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 431 }, { "mnemonic": "fmls", "aliases": [], "opcode": "0x5f805000", "mask": "0xff80f400", "class": "ASISDELEM", "feature_set": "SIMD", "description": "AdvSIMD scalar x indexed element", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em", "class": "SIMD_ELEMENT", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 432 }, { "mnemonic": "fmls", "aliases": [], "opcode": "0x5f005000", "mask": "0xffc0f400", "class": "ASISDELEM", "feature_set": "SIMD_F16", "description": "AdvSIMD scalar x indexed element", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em16", "class": "SIMD_ELEMENT", "qualifiers": [ "S_H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 433 }, { "mnemonic": "fmul", "aliases": [], "opcode": "0x5f809000", "mask": "0xff80f400", "class": "ASISDELEM", "feature_set": "SIMD", "description": "AdvSIMD scalar x indexed element", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em", "class": "SIMD_ELEMENT", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 434 }, { "mnemonic": "fmul", "aliases": [], "opcode": "0x5f009000", "mask": "0xffc0f400", "class": "ASISDELEM", "feature_set": "SIMD_F16", "description": "AdvSIMD scalar x indexed element", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em16", "class": "SIMD_ELEMENT", "qualifiers": [ "S_H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 435 }, { "mnemonic": "fmulx", "aliases": [], "opcode": "0x7f809000", "mask": "0xff80f400", "class": "ASISDELEM", "feature_set": "SIMD", "description": "AdvSIMD scalar x indexed element", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em", "class": "SIMD_ELEMENT", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 436 }, { "mnemonic": "fmulx", "aliases": [], "opcode": "0x7f009000", "mask": "0xffc0f400", "class": "ASISDELEM", "feature_set": "SIMD_F16", "description": "AdvSIMD scalar x indexed element", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em16", "class": "SIMD_ELEMENT", "qualifiers": [ "S_H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 437 }, { "mnemonic": "sqrdmlah", "aliases": [], "opcode": "0x7f00d000", "mask": "0xff00f400", "class": "ASISDELEM", "feature_set": "RDMA", "description": "AdvSIMD scalar x indexed element", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_H", "S_S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H", "S_S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em16", "class": "SIMD_ELEMENT", "qualifiers": [ "S_H", "S_S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 438 }, { "mnemonic": "sqrdmlsh", "aliases": [], "opcode": "0x7f00f000", "mask": "0xff00f400", "class": "ASISDELEM", "feature_set": "RDMA", "description": "AdvSIMD scalar x indexed element", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_H", "S_S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H", "S_S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em16", "class": "SIMD_ELEMENT", "qualifiers": [ "S_H", "S_S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 439 }, { "mnemonic": "st4", "aliases": [], "opcode": "0x0c000000", "mask": "0xbfff0000", "class": "ASISDLSE", "feature_set": "SIMD", "description": "AdvSIMD load/store multiple structures", "operands": [ { "kind": "LVt", "class": "SIMD_REGLIST", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [] }, { "kind": "SIMD_ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_SIZEQ_FIELD|HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 440 }, { "mnemonic": "st1", "aliases": [], "opcode": "0x0c000000", "mask": "0xbfff0000", "class": "ASISDLSE", "feature_set": "SIMD", "description": "AdvSIMD load/store multiple structures", "operands": [ { "kind": "LVt", "class": "SIMD_REGLIST", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_1D", "V_2D" ], "bit_fields": [] }, { "kind": "SIMD_ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_SIZEQ_FIELD|HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 441 }, { "mnemonic": "st2", "aliases": [], "opcode": "0x0c000000", "mask": "0xbfff0000", "class": "ASISDLSE", "feature_set": "SIMD", "description": "AdvSIMD load/store multiple structures", "operands": [ { "kind": "LVt", "class": "SIMD_REGLIST", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [] }, { "kind": "SIMD_ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_SIZEQ_FIELD|HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 442 }, { "mnemonic": "st3", "aliases": [], "opcode": "0x0c000000", "mask": "0xbfff0000", "class": "ASISDLSE", "feature_set": "SIMD", "description": "AdvSIMD load/store multiple structures", "operands": [ { "kind": "LVt", "class": "SIMD_REGLIST", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [] }, { "kind": "SIMD_ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_SIZEQ_FIELD|HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 443 }, { "mnemonic": "ld4", "aliases": [], "opcode": "0x0c400000", "mask": "0xbfff0000", "class": "ASISDLSE", "feature_set": "SIMD", "description": "AdvSIMD load/store multiple structures", "operands": [ { "kind": "LVt", "class": "SIMD_REGLIST", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [] }, { "kind": "SIMD_ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_SIZEQ_FIELD|HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 444 }, { "mnemonic": "ld1", "aliases": [], "opcode": "0x0c400000", "mask": "0xbfff0000", "class": "ASISDLSE", "feature_set": "SIMD", "description": "AdvSIMD load/store multiple structures", "operands": [ { "kind": "LVt", "class": "SIMD_REGLIST", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_1D", "V_2D" ], "bit_fields": [] }, { "kind": "SIMD_ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_SIZEQ_FIELD|HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 445 }, { "mnemonic": "ld2", "aliases": [], "opcode": "0x0c400000", "mask": "0xbfff0000", "class": "ASISDLSE", "feature_set": "SIMD", "description": "AdvSIMD load/store multiple structures", "operands": [ { "kind": "LVt", "class": "SIMD_REGLIST", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [] }, { "kind": "SIMD_ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_SIZEQ_FIELD|HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 446 }, { "mnemonic": "ld3", "aliases": [], "opcode": "0x0c400000", "mask": "0xbfff0000", "class": "ASISDLSE", "feature_set": "SIMD", "description": "AdvSIMD load/store multiple structures", "operands": [ { "kind": "LVt", "class": "SIMD_REGLIST", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [] }, { "kind": "SIMD_ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_SIZEQ_FIELD|HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 447 }, { "mnemonic": "st4", "aliases": [], "opcode": "0x0c800000", "mask": "0xbfe00000", "class": "ASISDLSEP", "feature_set": "SIMD", "description": "AdvSIMD load/store multiple structures (post-indexed)", "operands": [ { "kind": "LVt", "class": "SIMD_REGLIST", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [] }, { "kind": "SIMD_ADDR_POST", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_SIZEQ_FIELD|HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 448 }, { "mnemonic": "st1", "aliases": [], "opcode": "0x0c800000", "mask": "0xbfe00000", "class": "ASISDLSEP", "feature_set": "SIMD", "description": "AdvSIMD load/store multiple structures (post-indexed)", "operands": [ { "kind": "LVt", "class": "SIMD_REGLIST", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_1D", "V_2D" ], "bit_fields": [] }, { "kind": "SIMD_ADDR_POST", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_SIZEQ_FIELD|HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 449 }, { "mnemonic": "st2", "aliases": [], "opcode": "0x0c800000", "mask": "0xbfe00000", "class": "ASISDLSEP", "feature_set": "SIMD", "description": "AdvSIMD load/store multiple structures (post-indexed)", "operands": [ { "kind": "LVt", "class": "SIMD_REGLIST", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [] }, { "kind": "SIMD_ADDR_POST", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_SIZEQ_FIELD|HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 450 }, { "mnemonic": "st3", "aliases": [], "opcode": "0x0c800000", "mask": "0xbfe00000", "class": "ASISDLSEP", "feature_set": "SIMD", "description": "AdvSIMD load/store multiple structures (post-indexed)", "operands": [ { "kind": "LVt", "class": "SIMD_REGLIST", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [] }, { "kind": "SIMD_ADDR_POST", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_SIZEQ_FIELD|HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 451 }, { "mnemonic": "ld4", "aliases": [], "opcode": "0x0cc00000", "mask": "0xbfe00000", "class": "ASISDLSEP", "feature_set": "SIMD", "description": "AdvSIMD load/store multiple structures (post-indexed)", "operands": [ { "kind": "LVt", "class": "SIMD_REGLIST", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [] }, { "kind": "SIMD_ADDR_POST", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_SIZEQ_FIELD|HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 452 }, { "mnemonic": "ld1", "aliases": [], "opcode": "0x0cc00000", "mask": "0xbfe00000", "class": "ASISDLSEP", "feature_set": "SIMD", "description": "AdvSIMD load/store multiple structures (post-indexed)", "operands": [ { "kind": "LVt", "class": "SIMD_REGLIST", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_1D", "V_2D" ], "bit_fields": [] }, { "kind": "SIMD_ADDR_POST", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_SIZEQ_FIELD|HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 453 }, { "mnemonic": "ld2", "aliases": [], "opcode": "0x0cc00000", "mask": "0xbfe00000", "class": "ASISDLSEP", "feature_set": "SIMD", "description": "AdvSIMD load/store multiple structures (post-indexed)", "operands": [ { "kind": "LVt", "class": "SIMD_REGLIST", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [] }, { "kind": "SIMD_ADDR_POST", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_SIZEQ_FIELD|HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 454 }, { "mnemonic": "ld3", "aliases": [], "opcode": "0x0cc00000", "mask": "0xbfe00000", "class": "ASISDLSEP", "feature_set": "SIMD", "description": "AdvSIMD load/store multiple structures (post-indexed)", "operands": [ { "kind": "LVt", "class": "SIMD_REGLIST", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_2D" ], "bit_fields": [] }, { "kind": "SIMD_ADDR_POST", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_SIZEQ_FIELD|HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 455 }, { "mnemonic": "st1", "aliases": [], "opcode": "0x0d000000", "mask": "0xbfff2000", "class": "ASISDLSO", "feature_set": "SIMD", "description": "AdvSIMD load/store single structure", "operands": [ { "kind": "LEt", "class": "SIMD_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [] }, { "kind": "SIMD_ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 456 }, { "mnemonic": "st3", "aliases": [], "opcode": "0x0d002000", "mask": "0xbfff2000", "class": "ASISDLSO", "feature_set": "SIMD", "description": "AdvSIMD load/store single structure", "operands": [ { "kind": "LEt", "class": "SIMD_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [] }, { "kind": "SIMD_ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 457 }, { "mnemonic": "st2", "aliases": [], "opcode": "0x0d200000", "mask": "0xbfff2000", "class": "ASISDLSO", "feature_set": "SIMD", "description": "AdvSIMD load/store single structure", "operands": [ { "kind": "LEt", "class": "SIMD_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [] }, { "kind": "SIMD_ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 458 }, { "mnemonic": "st4", "aliases": [], "opcode": "0x0d202000", "mask": "0xbfff2000", "class": "ASISDLSO", "feature_set": "SIMD", "description": "AdvSIMD load/store single structure", "operands": [ { "kind": "LEt", "class": "SIMD_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [] }, { "kind": "SIMD_ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 459 }, { "mnemonic": "ld1", "aliases": [], "opcode": "0x0d400000", "mask": "0xbfff2000", "class": "ASISDLSO", "feature_set": "SIMD", "description": "AdvSIMD load/store single structure", "operands": [ { "kind": "LEt", "class": "SIMD_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [] }, { "kind": "SIMD_ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 460 }, { "mnemonic": "ld3", "aliases": [], "opcode": "0x0d402000", "mask": "0xbfff2000", "class": "ASISDLSO", "feature_set": "SIMD", "description": "AdvSIMD load/store single structure", "operands": [ { "kind": "LEt", "class": "SIMD_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [] }, { "kind": "SIMD_ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 461 }, { "mnemonic": "ld1r", "aliases": [], "opcode": "0x0d40c000", "mask": "0xbffff000", "class": "ASISDLSO", "feature_set": "SIMD", "description": "AdvSIMD load/store single structure", "operands": [ { "kind": "LVt_AL", "class": "SIMD_REGLIST", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_1D", "V_2D" ], "bit_fields": [] }, { "kind": "SIMD_ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_SIZEQ_FIELD|HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 462 }, { "mnemonic": "ld3r", "aliases": [], "opcode": "0x0d40e000", "mask": "0xbffff000", "class": "ASISDLSO", "feature_set": "SIMD", "description": "AdvSIMD load/store single structure", "operands": [ { "kind": "LVt_AL", "class": "SIMD_REGLIST", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_1D", "V_2D" ], "bit_fields": [] }, { "kind": "SIMD_ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_SIZEQ_FIELD|HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 463 }, { "mnemonic": "ld2", "aliases": [], "opcode": "0x0d600000", "mask": "0xbfff2000", "class": "ASISDLSO", "feature_set": "SIMD", "description": "AdvSIMD load/store single structure", "operands": [ { "kind": "LEt", "class": "SIMD_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [] }, { "kind": "SIMD_ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 464 }, { "mnemonic": "ld4", "aliases": [], "opcode": "0x0d602000", "mask": "0xbfff2000", "class": "ASISDLSO", "feature_set": "SIMD", "description": "AdvSIMD load/store single structure", "operands": [ { "kind": "LEt", "class": "SIMD_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [] }, { "kind": "SIMD_ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 465 }, { "mnemonic": "ld2r", "aliases": [], "opcode": "0x0d60c000", "mask": "0xbffff000", "class": "ASISDLSO", "feature_set": "SIMD", "description": "AdvSIMD load/store single structure", "operands": [ { "kind": "LVt_AL", "class": "SIMD_REGLIST", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_1D", "V_2D" ], "bit_fields": [] }, { "kind": "SIMD_ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_SIZEQ_FIELD|HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 466 }, { "mnemonic": "ld4r", "aliases": [], "opcode": "0x0d60e000", "mask": "0xbffff000", "class": "ASISDLSO", "feature_set": "SIMD", "description": "AdvSIMD load/store single structure", "operands": [ { "kind": "LVt_AL", "class": "SIMD_REGLIST", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_1D", "V_2D" ], "bit_fields": [] }, { "kind": "SIMD_ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_SIZEQ_FIELD|HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 467 }, { "mnemonic": "st1", "aliases": [], "opcode": "0x0d800000", "mask": "0xbfe02000", "class": "ASISDLSOP", "feature_set": "SIMD", "description": "AdvSIMD load/store single structure (post-indexed)", "operands": [ { "kind": "LEt", "class": "SIMD_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [] }, { "kind": "SIMD_ADDR_POST", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 468 }, { "mnemonic": "st3", "aliases": [], "opcode": "0x0d802000", "mask": "0xbfe02000", "class": "ASISDLSOP", "feature_set": "SIMD", "description": "AdvSIMD load/store single structure (post-indexed)", "operands": [ { "kind": "LEt", "class": "SIMD_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [] }, { "kind": "SIMD_ADDR_POST", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 469 }, { "mnemonic": "st2", "aliases": [], "opcode": "0x0da00000", "mask": "0xbfe02000", "class": "ASISDLSOP", "feature_set": "SIMD", "description": "AdvSIMD load/store single structure (post-indexed)", "operands": [ { "kind": "LEt", "class": "SIMD_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [] }, { "kind": "SIMD_ADDR_POST", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 470 }, { "mnemonic": "st4", "aliases": [], "opcode": "0x0da02000", "mask": "0xbfe02000", "class": "ASISDLSOP", "feature_set": "SIMD", "description": "AdvSIMD load/store single structure (post-indexed)", "operands": [ { "kind": "LEt", "class": "SIMD_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [] }, { "kind": "SIMD_ADDR_POST", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 471 }, { "mnemonic": "ld1", "aliases": [], "opcode": "0x0dc00000", "mask": "0xbfe02000", "class": "ASISDLSOP", "feature_set": "SIMD", "description": "AdvSIMD load/store single structure (post-indexed)", "operands": [ { "kind": "LEt", "class": "SIMD_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [] }, { "kind": "SIMD_ADDR_POST", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 472 }, { "mnemonic": "ld3", "aliases": [], "opcode": "0x0dc02000", "mask": "0xbfe02000", "class": "ASISDLSOP", "feature_set": "SIMD", "description": "AdvSIMD load/store single structure (post-indexed)", "operands": [ { "kind": "LEt", "class": "SIMD_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [] }, { "kind": "SIMD_ADDR_POST", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 473 }, { "mnemonic": "ld1r", "aliases": [], "opcode": "0x0dc0c000", "mask": "0xbfe0f000", "class": "ASISDLSOP", "feature_set": "SIMD", "description": "AdvSIMD load/store single structure (post-indexed)", "operands": [ { "kind": "LVt_AL", "class": "SIMD_REGLIST", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_1D", "V_2D" ], "bit_fields": [] }, { "kind": "SIMD_ADDR_POST", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_SIZEQ_FIELD|HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 474 }, { "mnemonic": "ld3r", "aliases": [], "opcode": "0x0dc0e000", "mask": "0xbfe0f000", "class": "ASISDLSOP", "feature_set": "SIMD", "description": "AdvSIMD load/store single structure (post-indexed)", "operands": [ { "kind": "LVt_AL", "class": "SIMD_REGLIST", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_1D", "V_2D" ], "bit_fields": [] }, { "kind": "SIMD_ADDR_POST", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_SIZEQ_FIELD|HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 475 }, { "mnemonic": "ld2", "aliases": [], "opcode": "0x0de00000", "mask": "0xbfe02000", "class": "ASISDLSOP", "feature_set": "SIMD", "description": "AdvSIMD load/store single structure (post-indexed)", "operands": [ { "kind": "LEt", "class": "SIMD_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [] }, { "kind": "SIMD_ADDR_POST", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 476 }, { "mnemonic": "ld4", "aliases": [], "opcode": "0x0de02000", "mask": "0xbfe02000", "class": "ASISDLSOP", "feature_set": "SIMD", "description": "AdvSIMD load/store single structure (post-indexed)", "operands": [ { "kind": "LEt", "class": "SIMD_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [] }, { "kind": "SIMD_ADDR_POST", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 477 }, { "mnemonic": "ld2r", "aliases": [], "opcode": "0x0de0c000", "mask": "0xbfe0f000", "class": "ASISDLSOP", "feature_set": "SIMD", "description": "AdvSIMD load/store single structure (post-indexed)", "operands": [ { "kind": "LVt_AL", "class": "SIMD_REGLIST", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_1D", "V_2D" ], "bit_fields": [] }, { "kind": "SIMD_ADDR_POST", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_SIZEQ_FIELD|HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 478 }, { "mnemonic": "ld4r", "aliases": [], "opcode": "0x0de0e000", "mask": "0xbfe0f000", "class": "ASISDLSOP", "feature_set": "SIMD", "description": "AdvSIMD load/store single structure (post-indexed)", "operands": [ { "kind": "LVt_AL", "class": "SIMD_REGLIST", "qualifiers": [ "V_8B", "V_16B", "V_4H", "V_8H", "V_2S", "V_4S", "V_1D", "V_2D" ], "bit_fields": [] }, { "kind": "SIMD_ADDR_POST", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_SIZEQ_FIELD|HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 479 }, { "mnemonic": "suqadd", "aliases": [], "opcode": "0x5e203800", "mask": "0xff3ffc00", "class": "ASISDMISC", "feature_set": "SIMD", "description": "AdvSIMD scalar two-reg misc", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 480 }, { "mnemonic": "sqabs", "aliases": [], "opcode": "0x5e207800", "mask": "0xff3ffc00", "class": "ASISDMISC", "feature_set": "SIMD", "description": "AdvSIMD scalar two-reg misc", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 481 }, { "mnemonic": "cmgt", "aliases": [], "opcode": "0x5e208800", "mask": "0xff3ffc00", "class": "ASISDMISC", "feature_set": "SIMD", "description": "AdvSIMD scalar two-reg misc", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM0", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 482 }, { "mnemonic": "cmeq", "aliases": [], "opcode": "0x5e209800", "mask": "0xff3ffc00", "class": "ASISDMISC", "feature_set": "SIMD", "description": "AdvSIMD scalar two-reg misc", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM0", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 483 }, { "mnemonic": "cmlt", "aliases": [], "opcode": "0x5e20a800", "mask": "0xff3ffc00", "class": "ASISDMISC", "feature_set": "SIMD", "description": "AdvSIMD scalar two-reg misc", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM0", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 484 }, { "mnemonic": "abs", "aliases": [], "opcode": "0x5e20b800", "mask": "0xff3ffc00", "class": "ASISDMISC", "feature_set": "SIMD", "description": "AdvSIMD scalar two-reg misc", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 485 }, { "mnemonic": "sqxtn", "aliases": [], "opcode": "0x5e214800", "mask": "0xff3ffc00", "class": "ASISDMISC", "feature_set": "SIMD", "description": "AdvSIMD scalar two-reg misc", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 486 }, { "mnemonic": "fcvtns", "aliases": [], "opcode": "0x5e21a800", "mask": "0xffbffc00", "class": "ASISDMISC", "feature_set": "SIMD", "description": "AdvSIMD scalar two-reg misc", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 487 }, { "mnemonic": "fcvtns", "aliases": [], "opcode": "0x5e79a800", "mask": "0xfffffc00", "class": "ASISDMISC", "feature_set": "SIMD_F16", "description": "AdvSIMD scalar two-reg misc", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 488 }, { "mnemonic": "fcvtms", "aliases": [], "opcode": "0x5e21b800", "mask": "0xffbffc00", "class": "ASISDMISC", "feature_set": "SIMD", "description": "AdvSIMD scalar two-reg misc", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 489 }, { "mnemonic": "fcvtms", "aliases": [], "opcode": "0x5e79b800", "mask": "0xfffffc00", "class": "ASISDMISC", "feature_set": "SIMD_F16", "description": "AdvSIMD scalar two-reg misc", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 490 }, { "mnemonic": "fcvtas", "aliases": [], "opcode": "0x5e21c800", "mask": "0xffbffc00", "class": "ASISDMISC", "feature_set": "SIMD", "description": "AdvSIMD scalar two-reg misc", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 491 }, { "mnemonic": "fcvtas", "aliases": [], "opcode": "0x5e79c800", "mask": "0xfffffc00", "class": "ASISDMISC", "feature_set": "SIMD_F16", "description": "AdvSIMD scalar two-reg misc", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 492 }, { "mnemonic": "scvtf", "aliases": [], "opcode": "0x5e21d800", "mask": "0xffbffc00", "class": "ASISDMISC", "feature_set": "SIMD", "description": "AdvSIMD scalar two-reg misc", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 493 }, { "mnemonic": "scvtf", "aliases": [], "opcode": "0x5e79d800", "mask": "0xfffffc00", "class": "ASISDMISC", "feature_set": "SIMD_F16", "description": "AdvSIMD scalar two-reg misc", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 494 }, { "mnemonic": "fcmgt", "aliases": [], "opcode": "0x5ea0c800", "mask": "0xffbffc00", "class": "ASISDMISC", "feature_set": "SIMD", "description": "AdvSIMD scalar two-reg misc", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "FPIMM0", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 495 }, { "mnemonic": "fcmgt", "aliases": [], "opcode": "0x5ef8c800", "mask": "0xfffffc00", "class": "ASISDMISC", "feature_set": "SIMD_F16", "description": "AdvSIMD scalar two-reg misc", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "FPIMM0", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 496 }, { "mnemonic": "fcmeq", "aliases": [], "opcode": "0x5ea0d800", "mask": "0xffbffc00", "class": "ASISDMISC", "feature_set": "SIMD", "description": "AdvSIMD scalar two-reg misc", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "FPIMM0", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 497 }, { "mnemonic": "fcmeq", "aliases": [], "opcode": "0x5ef8d800", "mask": "0xfffffc00", "class": "ASISDMISC", "feature_set": "SIMD_F16", "description": "AdvSIMD scalar two-reg misc", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "FPIMM0", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 498 }, { "mnemonic": "fcmlt", "aliases": [], "opcode": "0x5ea0e800", "mask": "0xffbffc00", "class": "ASISDMISC", "feature_set": "SIMD", "description": "AdvSIMD scalar two-reg misc", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "FPIMM0", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 499 }, { "mnemonic": "fcmlt", "aliases": [], "opcode": "0x5ef8e800", "mask": "0xfffffc00", "class": "ASISDMISC", "feature_set": "SIMD_F16", "description": "AdvSIMD scalar two-reg misc", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "FPIMM0", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 500 }, { "mnemonic": "fcvtps", "aliases": [], "opcode": "0x5ea1a800", "mask": "0xffbffc00", "class": "ASISDMISC", "feature_set": "SIMD", "description": "AdvSIMD scalar two-reg misc", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 501 }, { "mnemonic": "fcvtps", "aliases": [], "opcode": "0x5ef9a800", "mask": "0xfffffc00", "class": "ASISDMISC", "feature_set": "SIMD_F16", "description": "AdvSIMD scalar two-reg misc", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 502 }, { "mnemonic": "fcvtzs", "aliases": [], "opcode": "0x5ea1b800", "mask": "0xffbffc00", "class": "ASISDMISC", "feature_set": "SIMD", "description": "AdvSIMD scalar two-reg misc", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 503 }, { "mnemonic": "fcvtzs", "aliases": [], "opcode": "0x5ef9b800", "mask": "0xfffffc00", "class": "ASISDMISC", "feature_set": "SIMD_F16", "description": "AdvSIMD scalar two-reg misc", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 504 }, { "mnemonic": "frecpe", "aliases": [], "opcode": "0x5ea1d800", "mask": "0xffbffc00", "class": "ASISDMISC", "feature_set": "SIMD", "description": "AdvSIMD scalar two-reg misc", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 505 }, { "mnemonic": "frecpe", "aliases": [], "opcode": "0x5ef9d800", "mask": "0xfffffc00", "class": "ASISDMISC", "feature_set": "SIMD_F16", "description": "AdvSIMD scalar two-reg misc", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 506 }, { "mnemonic": "frecpx", "aliases": [], "opcode": "0x5ea1f800", "mask": "0xffbffc00", "class": "ASISDMISC", "feature_set": "SIMD", "description": "AdvSIMD scalar two-reg misc", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 507 }, { "mnemonic": "frecpx", "aliases": [], "opcode": "0x5ef9f800", "mask": "0xfffffc00", "class": "ASISDMISC", "feature_set": "SIMD_F16", "description": "AdvSIMD scalar two-reg misc", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 508 }, { "mnemonic": "usqadd", "aliases": [], "opcode": "0x7e203800", "mask": "0xff3ffc00", "class": "ASISDMISC", "feature_set": "SIMD", "description": "AdvSIMD scalar two-reg misc", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 509 }, { "mnemonic": "sqneg", "aliases": [], "opcode": "0x7e207800", "mask": "0xff3ffc00", "class": "ASISDMISC", "feature_set": "SIMD", "description": "AdvSIMD scalar two-reg misc", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 510 }, { "mnemonic": "cmge", "aliases": [], "opcode": "0x7e208800", "mask": "0xff3ffc00", "class": "ASISDMISC", "feature_set": "SIMD", "description": "AdvSIMD scalar two-reg misc", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM0", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 511 }, { "mnemonic": "cmle", "aliases": [], "opcode": "0x7e209800", "mask": "0xff3ffc00", "class": "ASISDMISC", "feature_set": "SIMD", "description": "AdvSIMD scalar two-reg misc", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM0", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 512 }, { "mnemonic": "neg", "aliases": [], "opcode": "0x7e20b800", "mask": "0xff3ffc00", "class": "ASISDMISC", "feature_set": "SIMD", "description": "AdvSIMD scalar two-reg misc", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 513 }, { "mnemonic": "sqxtun", "aliases": [], "opcode": "0x7e212800", "mask": "0xff3ffc00", "class": "ASISDMISC", "feature_set": "SIMD", "description": "AdvSIMD scalar two-reg misc", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 514 }, { "mnemonic": "uqxtn", "aliases": [], "opcode": "0x7e214800", "mask": "0xff3ffc00", "class": "ASISDMISC", "feature_set": "SIMD", "description": "AdvSIMD scalar two-reg misc", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 515 }, { "mnemonic": "fcvtxn", "aliases": [], "opcode": "0x7e216800", "mask": "0xffbffc00", "class": "ASISDMISC", "feature_set": "SIMD", "description": "AdvSIMD scalar two-reg misc", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SPEC_DECODE_RULES", "index": 516 }, { "mnemonic": "fcvtnu", "aliases": [], "opcode": "0x7e21a800", "mask": "0xffbffc00", "class": "ASISDMISC", "feature_set": "SIMD", "description": "AdvSIMD scalar two-reg misc", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 517 }, { "mnemonic": "fcvtnu", "aliases": [], "opcode": "0x7e79a800", "mask": "0xfffffc00", "class": "ASISDMISC", "feature_set": "SIMD_F16", "description": "AdvSIMD scalar two-reg misc", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 518 }, { "mnemonic": "fcvtmu", "aliases": [], "opcode": "0x7e21b800", "mask": "0xffbffc00", "class": "ASISDMISC", "feature_set": "SIMD", "description": "AdvSIMD scalar two-reg misc", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 519 }, { "mnemonic": "fcvtmu", "aliases": [], "opcode": "0x7e79b800", "mask": "0xfffffc00", "class": "ASISDMISC", "feature_set": "SIMD_F16", "description": "AdvSIMD scalar two-reg misc", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 520 }, { "mnemonic": "fcvtau", "aliases": [], "opcode": "0x7e21c800", "mask": "0xffbffc00", "class": "ASISDMISC", "feature_set": "SIMD", "description": "AdvSIMD scalar two-reg misc", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 521 }, { "mnemonic": "fcvtau", "aliases": [], "opcode": "0x7e79c800", "mask": "0xfffffc00", "class": "ASISDMISC", "feature_set": "SIMD_F16", "description": "AdvSIMD scalar two-reg misc", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 522 }, { "mnemonic": "ucvtf", "aliases": [], "opcode": "0x7e21d800", "mask": "0xffbffc00", "class": "ASISDMISC", "feature_set": "SIMD", "description": "AdvSIMD scalar two-reg misc", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 523 }, { "mnemonic": "ucvtf", "aliases": [], "opcode": "0x7e79d800", "mask": "0xfffffc00", "class": "ASISDMISC", "feature_set": "SIMD_F16", "description": "AdvSIMD scalar two-reg misc", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 524 }, { "mnemonic": "fcmge", "aliases": [], "opcode": "0x7ea0c800", "mask": "0xffbffc00", "class": "ASISDMISC", "feature_set": "SIMD", "description": "AdvSIMD scalar two-reg misc", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "FPIMM0", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 525 }, { "mnemonic": "fcmge", "aliases": [], "opcode": "0x7ef8c800", "mask": "0xfffffc00", "class": "ASISDMISC", "feature_set": "SIMD_F16", "description": "AdvSIMD scalar two-reg misc", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "FPIMM0", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 526 }, { "mnemonic": "fcmle", "aliases": [], "opcode": "0x7ea0d800", "mask": "0xffbffc00", "class": "ASISDMISC", "feature_set": "SIMD", "description": "AdvSIMD scalar two-reg misc", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "FPIMM0", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 527 }, { "mnemonic": "fcmle", "aliases": [], "opcode": "0x7ef8d800", "mask": "0xfffffc00", "class": "ASISDMISC", "feature_set": "SIMD_F16", "description": "AdvSIMD scalar two-reg misc", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "FPIMM0", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 528 }, { "mnemonic": "fcvtpu", "aliases": [], "opcode": "0x7ea1a800", "mask": "0xffbffc00", "class": "ASISDMISC", "feature_set": "SIMD", "description": "AdvSIMD scalar two-reg misc", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 529 }, { "mnemonic": "fcvtpu", "aliases": [], "opcode": "0x7ef9a800", "mask": "0xfffffc00", "class": "ASISDMISC", "feature_set": "SIMD_F16", "description": "AdvSIMD scalar two-reg misc", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 530 }, { "mnemonic": "fcvtzu", "aliases": [], "opcode": "0x7ea1b800", "mask": "0xffbffc00", "class": "ASISDMISC", "feature_set": "SIMD", "description": "AdvSIMD scalar two-reg misc", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 531 }, { "mnemonic": "fcvtzu", "aliases": [], "opcode": "0x7ef9b800", "mask": "0xfffffc00", "class": "ASISDMISC", "feature_set": "SIMD_F16", "description": "AdvSIMD scalar two-reg misc", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 532 }, { "mnemonic": "frsqrte", "aliases": [], "opcode": "0x7ea1d800", "mask": "0xffbffc00", "class": "ASISDMISC", "feature_set": "SIMD", "description": "AdvSIMD scalar two-reg misc", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 533 }, { "mnemonic": "frsqrte", "aliases": [], "opcode": "0x7ef9d800", "mask": "0xfffffc00", "class": "ASISDMISC", "feature_set": "SIMD_F16", "description": "AdvSIMD scalar two-reg misc", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 534 }, { "mnemonic": "dup", "aliases": [], "opcode": "0x5e000400", "mask": "0xffe0fc00", "class": "ASISDONE", "feature_set": "SIMD", "description": "AdvSIMD scalar copy", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "En", "class": "SIMD_ELEMENT", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_ALIAS", "index": 535 }, { "mnemonic": "mov", "aliases": [ 535 ], "opcode": "0x5e000400", "mask": "0xffe0fc00", "class": "ASISDONE", "feature_set": "SIMD", "description": "AdvSIMD scalar copy", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "En", "class": "SIMD_ELEMENT", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "IS_ALIAS", "index": 536 }, { "mnemonic": "addp", "aliases": [], "opcode": "0x5e31b800", "mask": "0xff3ffc00", "class": "ASISDPAIR", "feature_set": "SIMD", "description": "AdvSIMD scalar pairwise", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 537 }, { "mnemonic": "fmaxnmp", "aliases": [], "opcode": "0x7e30c800", "mask": "0xffbffc00", "class": "ASISDPAIR", "feature_set": "SIMD", "description": "AdvSIMD scalar pairwise", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 538 }, { "mnemonic": "fmaxnmp", "aliases": [], "opcode": "0x5e30c800", "mask": "0xfffffc00", "class": "ASISDPAIR", "feature_set": "SIMD_F16", "description": "AdvSIMD scalar pairwise", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 539 }, { "mnemonic": "faddp", "aliases": [], "opcode": "0x7e30d800", "mask": "0xffbffc00", "class": "ASISDPAIR", "feature_set": "SIMD", "description": "AdvSIMD scalar pairwise", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 540 }, { "mnemonic": "faddp", "aliases": [], "opcode": "0x5e30d800", "mask": "0xfffffc00", "class": "ASISDPAIR", "feature_set": "SIMD_F16", "description": "AdvSIMD scalar pairwise", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 541 }, { "mnemonic": "fmaxp", "aliases": [], "opcode": "0x7e30f800", "mask": "0xffbffc00", "class": "ASISDPAIR", "feature_set": "SIMD", "description": "AdvSIMD scalar pairwise", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 542 }, { "mnemonic": "fmaxp", "aliases": [], "opcode": "0x5e30f800", "mask": "0xfffffc00", "class": "ASISDPAIR", "feature_set": "SIMD_F16", "description": "AdvSIMD scalar pairwise", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 543 }, { "mnemonic": "fminnmp", "aliases": [], "opcode": "0x7eb0c800", "mask": "0xffbffc00", "class": "ASISDPAIR", "feature_set": "SIMD", "description": "AdvSIMD scalar pairwise", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 544 }, { "mnemonic": "fminnmp", "aliases": [], "opcode": "0x5eb0c800", "mask": "0xfffffc00", "class": "ASISDPAIR", "feature_set": "SIMD_F16", "description": "AdvSIMD scalar pairwise", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 545 }, { "mnemonic": "fminp", "aliases": [], "opcode": "0x7eb0f800", "mask": "0xffbffc00", "class": "ASISDPAIR", "feature_set": "SIMD", "description": "AdvSIMD scalar pairwise", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_2D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 546 }, { "mnemonic": "fminp", "aliases": [], "opcode": "0x5eb0f800", "mask": "0xfffffc00", "class": "ASISDPAIR", "feature_set": "SIMD_F16", "description": "AdvSIMD scalar pairwise", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 547 }, { "mnemonic": "sqadd", "aliases": [], "opcode": "0x5e200c00", "mask": "0xff20fc00", "class": "ASISDSAME", "feature_set": "SIMD", "description": "AdvSIMD scalar three same", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Sm", "class": "SISD_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 548 }, { "mnemonic": "sqsub", "aliases": [], "opcode": "0x5e202c00", "mask": "0xff20fc00", "class": "ASISDSAME", "feature_set": "SIMD", "description": "AdvSIMD scalar three same", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Sm", "class": "SISD_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 549 }, { "mnemonic": "sqshl", "aliases": [], "opcode": "0x5e204c00", "mask": "0xff20fc00", "class": "ASISDSAME", "feature_set": "SIMD", "description": "AdvSIMD scalar three same", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Sm", "class": "SISD_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 550 }, { "mnemonic": "sqrshl", "aliases": [], "opcode": "0x5e205c00", "mask": "0xff20fc00", "class": "ASISDSAME", "feature_set": "SIMD", "description": "AdvSIMD scalar three same", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Sm", "class": "SISD_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 551 }, { "mnemonic": "sqdmulh", "aliases": [], "opcode": "0x5e20b400", "mask": "0xff20fc00", "class": "ASISDSAME", "feature_set": "SIMD", "description": "AdvSIMD scalar three same", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_H", "S_S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H", "S_S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Sm", "class": "SISD_REG", "qualifiers": [ "S_H", "S_S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 552 }, { "mnemonic": "fmulx", "aliases": [], "opcode": "0x5e20dc00", "mask": "0xffa0fc00", "class": "ASISDSAME", "feature_set": "SIMD", "description": "AdvSIMD scalar three same", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Sm", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 553 }, { "mnemonic": "fmulx", "aliases": [], "opcode": "0x5e401c00", "mask": "0xffe0fc00", "class": "ASISDSAME", "feature_set": "SIMD_F16", "description": "AdvSIMD scalar three same", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Sm", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 554 }, { "mnemonic": "fcmeq", "aliases": [], "opcode": "0x5e20e400", "mask": "0xffa0fc00", "class": "ASISDSAME", "feature_set": "SIMD", "description": "AdvSIMD scalar three same", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Sm", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 555 }, { "mnemonic": "fcmeq", "aliases": [], "opcode": "0x5e402400", "mask": "0xffe0fc00", "class": "ASISDSAME", "feature_set": "SIMD_F16", "description": "AdvSIMD scalar three same", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Sm", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 556 }, { "mnemonic": "frecps", "aliases": [], "opcode": "0x5e20fc00", "mask": "0xffa0fc00", "class": "ASISDSAME", "feature_set": "SIMD", "description": "AdvSIMD scalar three same", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Sm", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 557 }, { "mnemonic": "frecps", "aliases": [], "opcode": "0x5e403c00", "mask": "0xffe0fc00", "class": "ASISDSAME", "feature_set": "SIMD_F16", "description": "AdvSIMD scalar three same", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Sm", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 558 }, { "mnemonic": "frsqrts", "aliases": [], "opcode": "0x5ea0fc00", "mask": "0xffa0fc00", "class": "ASISDSAME", "feature_set": "SIMD", "description": "AdvSIMD scalar three same", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Sm", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 559 }, { "mnemonic": "frsqrts", "aliases": [], "opcode": "0x5ec03c00", "mask": "0xffe0fc00", "class": "ASISDSAME", "feature_set": "SIMD_F16", "description": "AdvSIMD scalar three same", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Sm", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 560 }, { "mnemonic": "cmgt", "aliases": [], "opcode": "0x5ee03400", "mask": "0xffe0fc00", "class": "ASISDSAME", "feature_set": "SIMD", "description": "AdvSIMD scalar three same", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Sm", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 561 }, { "mnemonic": "cmge", "aliases": [], "opcode": "0x5ee03c00", "mask": "0xffe0fc00", "class": "ASISDSAME", "feature_set": "SIMD", "description": "AdvSIMD scalar three same", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Sm", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 562 }, { "mnemonic": "sshl", "aliases": [], "opcode": "0x5ee04400", "mask": "0xffe0fc00", "class": "ASISDSAME", "feature_set": "SIMD", "description": "AdvSIMD scalar three same", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Sm", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 563 }, { "mnemonic": "srshl", "aliases": [], "opcode": "0x5ee05400", "mask": "0xffe0fc00", "class": "ASISDSAME", "feature_set": "SIMD", "description": "AdvSIMD scalar three same", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Sm", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 564 }, { "mnemonic": "add", "aliases": [], "opcode": "0x5ee08400", "mask": "0xffe0fc00", "class": "ASISDSAME", "feature_set": "SIMD", "description": "AdvSIMD scalar three same", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Sm", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 565 }, { "mnemonic": "cmtst", "aliases": [], "opcode": "0x5ee08c00", "mask": "0xffe0fc00", "class": "ASISDSAME", "feature_set": "SIMD", "description": "AdvSIMD scalar three same", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Sm", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 566 }, { "mnemonic": "uqadd", "aliases": [], "opcode": "0x7e200c00", "mask": "0xff20fc00", "class": "ASISDSAME", "feature_set": "SIMD", "description": "AdvSIMD scalar three same", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Sm", "class": "SISD_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 567 }, { "mnemonic": "uqsub", "aliases": [], "opcode": "0x7e202c00", "mask": "0xff20fc00", "class": "ASISDSAME", "feature_set": "SIMD", "description": "AdvSIMD scalar three same", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Sm", "class": "SISD_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 568 }, { "mnemonic": "uqshl", "aliases": [], "opcode": "0x7e204c00", "mask": "0xff20fc00", "class": "ASISDSAME", "feature_set": "SIMD", "description": "AdvSIMD scalar three same", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Sm", "class": "SISD_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 569 }, { "mnemonic": "uqrshl", "aliases": [], "opcode": "0x7e205c00", "mask": "0xff20fc00", "class": "ASISDSAME", "feature_set": "SIMD", "description": "AdvSIMD scalar three same", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Sm", "class": "SISD_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 570 }, { "mnemonic": "sqrdmulh", "aliases": [], "opcode": "0x7e20b400", "mask": "0xff20fc00", "class": "ASISDSAME", "feature_set": "SIMD", "description": "AdvSIMD scalar three same", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_H", "S_S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H", "S_S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Sm", "class": "SISD_REG", "qualifiers": [ "S_H", "S_S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 571 }, { "mnemonic": "fcmge", "aliases": [], "opcode": "0x7e20e400", "mask": "0xffa0fc00", "class": "ASISDSAME", "feature_set": "SIMD", "description": "AdvSIMD scalar three same", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Sm", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 572 }, { "mnemonic": "fcmge", "aliases": [], "opcode": "0x7e402400", "mask": "0xffe0fc00", "class": "ASISDSAME", "feature_set": "SIMD_F16", "description": "AdvSIMD scalar three same", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Sm", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 573 }, { "mnemonic": "facge", "aliases": [], "opcode": "0x7e20ec00", "mask": "0xffa0fc00", "class": "ASISDSAME", "feature_set": "SIMD", "description": "AdvSIMD scalar three same", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Sm", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 574 }, { "mnemonic": "facge", "aliases": [], "opcode": "0x7e402c00", "mask": "0xffe0fc00", "class": "ASISDSAME", "feature_set": "SIMD_F16", "description": "AdvSIMD scalar three same", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Sm", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 575 }, { "mnemonic": "fabd", "aliases": [], "opcode": "0x7ea0d400", "mask": "0xffa0fc00", "class": "ASISDSAME", "feature_set": "SIMD", "description": "AdvSIMD scalar three same", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Sm", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 576 }, { "mnemonic": "fabd", "aliases": [], "opcode": "0x7ec01400", "mask": "0xffe0fc00", "class": "ASISDSAME", "feature_set": "SIMD_F16", "description": "AdvSIMD scalar three same", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Sm", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 577 }, { "mnemonic": "fcmgt", "aliases": [], "opcode": "0x7ea0e400", "mask": "0xffa0fc00", "class": "ASISDSAME", "feature_set": "SIMD", "description": "AdvSIMD scalar three same", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Sm", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 578 }, { "mnemonic": "fcmgt", "aliases": [], "opcode": "0x7ec02400", "mask": "0xffe0fc00", "class": "ASISDSAME", "feature_set": "SIMD_F16", "description": "AdvSIMD scalar three same", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Sm", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 579 }, { "mnemonic": "facgt", "aliases": [], "opcode": "0x7ea0ec00", "mask": "0xffa0fc00", "class": "ASISDSAME", "feature_set": "SIMD", "description": "AdvSIMD scalar three same", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Sm", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 580 }, { "mnemonic": "facgt", "aliases": [], "opcode": "0x7ec02c00", "mask": "0xffe0fc00", "class": "ASISDSAME", "feature_set": "SIMD_F16", "description": "AdvSIMD scalar three same", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Sm", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 581 }, { "mnemonic": "cmhi", "aliases": [], "opcode": "0x7ee03400", "mask": "0xffe0fc00", "class": "ASISDSAME", "feature_set": "SIMD", "description": "AdvSIMD scalar three same", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Sm", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 582 }, { "mnemonic": "cmhs", "aliases": [], "opcode": "0x7ee03c00", "mask": "0xffe0fc00", "class": "ASISDSAME", "feature_set": "SIMD", "description": "AdvSIMD scalar three same", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Sm", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 583 }, { "mnemonic": "ushl", "aliases": [], "opcode": "0x7ee04400", "mask": "0xffe0fc00", "class": "ASISDSAME", "feature_set": "SIMD", "description": "AdvSIMD scalar three same", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Sm", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 584 }, { "mnemonic": "urshl", "aliases": [], "opcode": "0x7ee05400", "mask": "0xffe0fc00", "class": "ASISDSAME", "feature_set": "SIMD", "description": "AdvSIMD scalar three same", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Sm", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 585 }, { "mnemonic": "sub", "aliases": [], "opcode": "0x7ee08400", "mask": "0xffe0fc00", "class": "ASISDSAME", "feature_set": "SIMD", "description": "AdvSIMD scalar three same", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Sm", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 586 }, { "mnemonic": "cmeq", "aliases": [], "opcode": "0x7ee08c00", "mask": "0xffe0fc00", "class": "ASISDSAME", "feature_set": "SIMD", "description": "AdvSIMD scalar three same", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Sm", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 587 }, { "mnemonic": "sqrdmlah", "aliases": [], "opcode": "0x7e008400", "mask": "0xff20fc00", "class": "ASIMDSAME", "feature_set": "RDMA", "description": "AdvSIMD three same", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_H", "S_S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H", "S_S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Sm", "class": "SISD_REG", "qualifiers": [ "S_H", "S_S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 588 }, { "mnemonic": "sqrdmlsh", "aliases": [], "opcode": "0x7e008c00", "mask": "0xff20fc00", "class": "ASIMDSAME", "feature_set": "RDMA", "description": "AdvSIMD three same", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_H", "S_S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H", "S_S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Sm", "class": "SISD_REG", "qualifiers": [ "S_H", "S_S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ADVSIMD_SCALAR_SIZE", "index": 589 }, { "mnemonic": "sshr", "aliases": [], "opcode": "0x5f000400", "mask": "0xff80fc00", "class": "ASISDSHF", "feature_set": "SIMD", "description": "AdvSIMD scalar shift by immediate", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSR", "class": "IMMEDIATE", "qualifiers": [ "S_D" ], "bit_fields": [] } ], "flags": "", "index": 590 }, { "mnemonic": "ssra", "aliases": [], "opcode": "0x5f001400", "mask": "0xff80fc00", "class": "ASISDSHF", "feature_set": "SIMD", "description": "AdvSIMD scalar shift by immediate", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSR", "class": "IMMEDIATE", "qualifiers": [ "S_D" ], "bit_fields": [] } ], "flags": "", "index": 591 }, { "mnemonic": "srshr", "aliases": [], "opcode": "0x5f002400", "mask": "0xff80fc00", "class": "ASISDSHF", "feature_set": "SIMD", "description": "AdvSIMD scalar shift by immediate", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSR", "class": "IMMEDIATE", "qualifiers": [ "S_D" ], "bit_fields": [] } ], "flags": "", "index": 592 }, { "mnemonic": "srsra", "aliases": [], "opcode": "0x5f003400", "mask": "0xff80fc00", "class": "ASISDSHF", "feature_set": "SIMD", "description": "AdvSIMD scalar shift by immediate", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSR", "class": "IMMEDIATE", "qualifiers": [ "S_D" ], "bit_fields": [] } ], "flags": "", "index": 593 }, { "mnemonic": "shl", "aliases": [], "opcode": "0x5f005400", "mask": "0xff80fc00", "class": "ASISDSHF", "feature_set": "SIMD", "description": "AdvSIMD scalar shift by immediate", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSL", "class": "IMMEDIATE", "qualifiers": [ "S_D" ], "bit_fields": [] } ], "flags": "", "index": 594 }, { "mnemonic": "sqshl", "aliases": [], "opcode": "0x5f007400", "mask": "0xff80fc00", "class": "ASISDSHF", "feature_set": "SIMD", "description": "AdvSIMD scalar shift by immediate", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSL", "class": "IMMEDIATE", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [] } ], "flags": "", "index": 595 }, { "mnemonic": "sqshrn", "aliases": [], "opcode": "0x5f009400", "mask": "0xff80fc00", "class": "ASISDSHF", "feature_set": "SIMD", "description": "AdvSIMD scalar shift by immediate", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSR", "class": "IMMEDIATE", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [] } ], "flags": "", "index": 596 }, { "mnemonic": "sqrshrn", "aliases": [], "opcode": "0x5f009c00", "mask": "0xff80fc00", "class": "ASISDSHF", "feature_set": "SIMD", "description": "AdvSIMD scalar shift by immediate", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSR", "class": "IMMEDIATE", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [] } ], "flags": "", "index": 597 }, { "mnemonic": "scvtf", "aliases": [], "opcode": "0x5f00e400", "mask": "0xff80fc00", "class": "ASISDSHF", "feature_set": "SIMD", "description": "AdvSIMD scalar shift by immediate", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSR", "class": "IMMEDIATE", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [] } ], "flags": "", "index": 598 }, { "mnemonic": "scvtf", "aliases": [], "opcode": "0x5f10e400", "mask": "0xff90fc00", "class": "ASISDSHF", "feature_set": "SIMD_F16", "description": "AdvSIMD scalar shift by immediate", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSR", "class": "IMMEDIATE", "qualifiers": [ "S_H" ], "bit_fields": [] } ], "flags": "", "index": 599 }, { "mnemonic": "fcvtzs", "aliases": [], "opcode": "0x5f00fc00", "mask": "0xff80fc00", "class": "ASISDSHF", "feature_set": "SIMD", "description": "AdvSIMD scalar shift by immediate", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSR", "class": "IMMEDIATE", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [] } ], "flags": "", "index": 600 }, { "mnemonic": "fcvtzs", "aliases": [], "opcode": "0x5f10fc00", "mask": "0xff90fc00", "class": "ASISDSHF", "feature_set": "SIMD_F16", "description": "AdvSIMD scalar shift by immediate", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSR", "class": "IMMEDIATE", "qualifiers": [ "S_H" ], "bit_fields": [] } ], "flags": "", "index": 601 }, { "mnemonic": "ushr", "aliases": [], "opcode": "0x7f000400", "mask": "0xff80fc00", "class": "ASISDSHF", "feature_set": "SIMD", "description": "AdvSIMD scalar shift by immediate", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSR", "class": "IMMEDIATE", "qualifiers": [ "S_D" ], "bit_fields": [] } ], "flags": "", "index": 602 }, { "mnemonic": "usra", "aliases": [], "opcode": "0x7f001400", "mask": "0xff80fc00", "class": "ASISDSHF", "feature_set": "SIMD", "description": "AdvSIMD scalar shift by immediate", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSR", "class": "IMMEDIATE", "qualifiers": [ "S_D" ], "bit_fields": [] } ], "flags": "", "index": 603 }, { "mnemonic": "urshr", "aliases": [], "opcode": "0x7f002400", "mask": "0xff80fc00", "class": "ASISDSHF", "feature_set": "SIMD", "description": "AdvSIMD scalar shift by immediate", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSR", "class": "IMMEDIATE", "qualifiers": [ "S_D" ], "bit_fields": [] } ], "flags": "", "index": 604 }, { "mnemonic": "ursra", "aliases": [], "opcode": "0x7f003400", "mask": "0xff80fc00", "class": "ASISDSHF", "feature_set": "SIMD", "description": "AdvSIMD scalar shift by immediate", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSR", "class": "IMMEDIATE", "qualifiers": [ "S_D" ], "bit_fields": [] } ], "flags": "", "index": 605 }, { "mnemonic": "sri", "aliases": [], "opcode": "0x7f004400", "mask": "0xff80fc00", "class": "ASISDSHF", "feature_set": "SIMD", "description": "AdvSIMD scalar shift by immediate", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSR", "class": "IMMEDIATE", "qualifiers": [ "S_D" ], "bit_fields": [] } ], "flags": "", "index": 606 }, { "mnemonic": "sli", "aliases": [], "opcode": "0x7f005400", "mask": "0xff80fc00", "class": "ASISDSHF", "feature_set": "SIMD", "description": "AdvSIMD scalar shift by immediate", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSL", "class": "IMMEDIATE", "qualifiers": [ "S_D" ], "bit_fields": [] } ], "flags": "", "index": 607 }, { "mnemonic": "sqshlu", "aliases": [], "opcode": "0x7f006400", "mask": "0xff80fc00", "class": "ASISDSHF", "feature_set": "SIMD", "description": "AdvSIMD scalar shift by immediate", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSL", "class": "IMMEDIATE", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [] } ], "flags": "", "index": 608 }, { "mnemonic": "uqshl", "aliases": [], "opcode": "0x7f007400", "mask": "0xff80fc00", "class": "ASISDSHF", "feature_set": "SIMD", "description": "AdvSIMD scalar shift by immediate", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSL", "class": "IMMEDIATE", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [] } ], "flags": "", "index": 609 }, { "mnemonic": "sqshrun", "aliases": [], "opcode": "0x7f008400", "mask": "0xff80fc00", "class": "ASISDSHF", "feature_set": "SIMD", "description": "AdvSIMD scalar shift by immediate", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSR", "class": "IMMEDIATE", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [] } ], "flags": "", "index": 610 }, { "mnemonic": "sqrshrun", "aliases": [], "opcode": "0x7f008c00", "mask": "0xff80fc00", "class": "ASISDSHF", "feature_set": "SIMD", "description": "AdvSIMD scalar shift by immediate", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSR", "class": "IMMEDIATE", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [] } ], "flags": "", "index": 611 }, { "mnemonic": "uqshrn", "aliases": [], "opcode": "0x7f009400", "mask": "0xff80fc00", "class": "ASISDSHF", "feature_set": "SIMD", "description": "AdvSIMD scalar shift by immediate", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSR", "class": "IMMEDIATE", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [] } ], "flags": "", "index": 612 }, { "mnemonic": "uqrshrn", "aliases": [], "opcode": "0x7f009c00", "mask": "0xff80fc00", "class": "ASISDSHF", "feature_set": "SIMD", "description": "AdvSIMD scalar shift by immediate", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSR", "class": "IMMEDIATE", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [] } ], "flags": "", "index": 613 }, { "mnemonic": "ucvtf", "aliases": [], "opcode": "0x7f00e400", "mask": "0xff80fc00", "class": "ASISDSHF", "feature_set": "SIMD", "description": "AdvSIMD scalar shift by immediate", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSR", "class": "IMMEDIATE", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [] } ], "flags": "", "index": 614 }, { "mnemonic": "ucvtf", "aliases": [], "opcode": "0x7f10e400", "mask": "0xff90fc00", "class": "ASISDSHF", "feature_set": "SIMD_F16", "description": "AdvSIMD scalar shift by immediate", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSR", "class": "IMMEDIATE", "qualifiers": [ "S_H" ], "bit_fields": [] } ], "flags": "", "index": 615 }, { "mnemonic": "fcvtzu", "aliases": [], "opcode": "0x7f00fc00", "mask": "0xff80fc00", "class": "ASISDSHF", "feature_set": "SIMD", "description": "AdvSIMD scalar shift by immediate", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSR", "class": "IMMEDIATE", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [] } ], "flags": "", "index": 616 }, { "mnemonic": "fcvtzu", "aliases": [], "opcode": "0x7f10fc00", "mask": "0xff90fc00", "class": "ASISDSHF", "feature_set": "SIMD_F16", "description": "AdvSIMD scalar shift by immediate", "operands": [ { "kind": "Sd", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Sn", "class": "SISD_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_VLSR", "class": "IMMEDIATE", "qualifiers": [ "S_H" ], "bit_fields": [] } ], "flags": "", "index": 617 }, { "mnemonic": "sbfm", "aliases": [], "opcode": "0x13000000", "mask": "0x7f800000", "class": "BITFIELD", "feature_set": "V8", "description": "Bitfield", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMMR", "class": "IMMEDIATE", "qualifiers": [ "imm_0_31", "imm_0_63" ], "bit_fields": [ "immr:16:6" ] }, { "kind": "IMMS", "class": "IMMEDIATE", "qualifiers": [ "imm_0_31", "imm_0_63" ], "bit_fields": [ "imm6_10:10:6" ] } ], "flags": "HAS_ALIAS|HAS_SF_FIELD|HAS_N_FIELD", "index": 618 }, { "mnemonic": "sbfiz", "aliases": [ 618 ], "opcode": "0x13000000", "mask": "0x7f800000", "class": "BITFIELD", "feature_set": "V8", "description": "Bitfield", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM", "class": "IMMEDIATE", "qualifiers": [ "imm_0_31", "imm_0_63" ], "bit_fields": [ "imm6_10:10:6" ] }, { "kind": "WIDTH", "class": "IMMEDIATE", "qualifiers": [ "imm_1_32", "imm_1_64" ], "bit_fields": [ "imm6_10:10:6" ] } ], "flags": "IS_ALIAS", "index": 619 }, { "mnemonic": "sbfx", "aliases": [ 619, 618 ], "opcode": "0x13000000", "mask": "0x7f800000", "class": "BITFIELD", "feature_set": "V8", "description": "Bitfield", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM", "class": "IMMEDIATE", "qualifiers": [ "imm_0_31", "imm_0_63" ], "bit_fields": [ "imm6_10:10:6" ] }, { "kind": "WIDTH", "class": "IMMEDIATE", "qualifiers": [ "imm_1_32", "imm_1_64" ], "bit_fields": [ "imm6_10:10:6" ] } ], "flags": "IS_ALIAS", "index": 620 }, { "mnemonic": "sxtb", "aliases": [ 624, 620, 619, 618 ], "opcode": "0x13001c00", "mask": "0x7fbffc00", "class": "BITFIELD", "feature_set": "V8", "description": "Bitfield", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "W" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "IS_ALIAS|HAS_SF_FIELD|HAS_N_FIELD", "index": 621 }, { "mnemonic": "sxth", "aliases": [ 621, 624, 620, 619, 618 ], "opcode": "0x13003c00", "mask": "0x7fbffc00", "class": "BITFIELD", "feature_set": "V8", "description": "Bitfield", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "W" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "IS_ALIAS|HAS_SF_FIELD|HAS_N_FIELD", "index": 622 }, { "mnemonic": "sxtw", "aliases": [ 622, 621, 624, 620, 619, 618 ], "opcode": "0x93407c00", "mask": "0xfffffc00", "class": "BITFIELD", "feature_set": "V8", "description": "Bitfield", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "IS_ALIAS", "index": 623 }, { "mnemonic": "asr", "aliases": [ 620, 619, 618 ], "opcode": "0x13000000", "mask": "0x7f800000", "class": "BITFIELD", "feature_set": "V8", "description": "Bitfield", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM", "class": "IMMEDIATE", "qualifiers": [ "imm_0_31", "imm_0_63" ], "bit_fields": [ "imm6_10:10:6" ] } ], "flags": "IS_ALIAS", "index": 624 }, { "mnemonic": "bfm", "aliases": [], "opcode": "0x33000000", "mask": "0x7f800000", "class": "BITFIELD", "feature_set": "V8", "description": "Bitfield", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMMR", "class": "IMMEDIATE", "qualifiers": [ "imm_0_31", "imm_0_63" ], "bit_fields": [ "immr:16:6" ] }, { "kind": "IMMS", "class": "IMMEDIATE", "qualifiers": [ "imm_0_31", "imm_0_63" ], "bit_fields": [ "imm6_10:10:6" ] } ], "flags": "HAS_ALIAS|HAS_SF_FIELD|HAS_N_FIELD", "index": 625 }, { "mnemonic": "bfi", "aliases": [ 625 ], "opcode": "0x33000000", "mask": "0x7f800000", "class": "BITFIELD", "feature_set": "V8", "description": "Bitfield", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM", "class": "IMMEDIATE", "qualifiers": [ "imm_0_31", "imm_0_63" ], "bit_fields": [ "imm6_10:10:6" ] }, { "kind": "WIDTH", "class": "IMMEDIATE", "qualifiers": [ "imm_1_32", "imm_1_64" ], "bit_fields": [ "imm6_10:10:6" ] } ], "flags": "IS_ALIAS", "index": 626 }, { "mnemonic": "bfc", "aliases": [ 628, 626, 625 ], "opcode": "0x330003e0", "mask": "0x7f8003e0", "class": "BITFIELD", "feature_set": "V8", "description": "Bitfield", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "IMM", "class": "IMMEDIATE", "qualifiers": [ "imm_0_31", "imm_0_63" ], "bit_fields": [ "imm6_10:10:6" ] }, { "kind": "WIDTH", "class": "IMMEDIATE", "qualifiers": [ "imm_1_32", "imm_1_64" ], "bit_fields": [ "imm6_10:10:6" ] } ], "flags": "IS_ALIAS", "index": 627 }, { "mnemonic": "bfxil", "aliases": [ 626, 625 ], "opcode": "0x33000000", "mask": "0x7f800000", "class": "BITFIELD", "feature_set": "V8", "description": "Bitfield", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM", "class": "IMMEDIATE", "qualifiers": [ "imm_0_31", "imm_0_63" ], "bit_fields": [ "imm6_10:10:6" ] }, { "kind": "WIDTH", "class": "IMMEDIATE", "qualifiers": [ "imm_1_32", "imm_1_64" ], "bit_fields": [ "imm6_10:10:6" ] } ], "flags": "IS_ALIAS", "index": 628 }, { "mnemonic": "ubfm", "aliases": [], "opcode": "0x53000000", "mask": "0x7f800000", "class": "BITFIELD", "feature_set": "V8", "description": "Bitfield", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMMR", "class": "IMMEDIATE", "qualifiers": [ "imm_0_31", "imm_0_63" ], "bit_fields": [ "immr:16:6" ] }, { "kind": "IMMS", "class": "IMMEDIATE", "qualifiers": [ "imm_0_31", "imm_0_63" ], "bit_fields": [ "imm6_10:10:6" ] } ], "flags": "HAS_ALIAS|HAS_SF_FIELD|HAS_N_FIELD", "index": 629 }, { "mnemonic": "ubfiz", "aliases": [ 629 ], "opcode": "0x53000000", "mask": "0x7f800000", "class": "BITFIELD", "feature_set": "V8", "description": "Bitfield", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM", "class": "IMMEDIATE", "qualifiers": [ "imm_0_31", "imm_0_63" ], "bit_fields": [ "imm6_10:10:6" ] }, { "kind": "WIDTH", "class": "IMMEDIATE", "qualifiers": [ "imm_1_32", "imm_1_64" ], "bit_fields": [ "imm6_10:10:6" ] } ], "flags": "IS_ALIAS", "index": 630 }, { "mnemonic": "ubfx", "aliases": [ 630, 629 ], "opcode": "0x53000000", "mask": "0x7f800000", "class": "BITFIELD", "feature_set": "V8", "description": "Bitfield", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM", "class": "IMMEDIATE", "qualifiers": [ "imm_0_31", "imm_0_63" ], "bit_fields": [ "imm6_10:10:6" ] }, { "kind": "WIDTH", "class": "IMMEDIATE", "qualifiers": [ "imm_1_32", "imm_1_64" ], "bit_fields": [ "imm6_10:10:6" ] } ], "flags": "IS_ALIAS", "index": 631 }, { "mnemonic": "uxtb", "aliases": [ 635, 634, 631, 630, 629 ], "opcode": "0x53001c00", "mask": "0xfffffc00", "class": "BITFIELD", "feature_set": "V8", "description": "Bitfield", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "IS_ALIAS", "index": 632 }, { "mnemonic": "uxth", "aliases": [ 632, 635, 634, 631, 630, 629 ], "opcode": "0x53003c00", "mask": "0xfffffc00", "class": "BITFIELD", "feature_set": "V8", "description": "Bitfield", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "IS_ALIAS", "index": 633 }, { "mnemonic": "lsl", "aliases": [ 631, 630, 629 ], "opcode": "0x53000000", "mask": "0x7f800000", "class": "BITFIELD", "feature_set": "V8", "description": "Bitfield", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM", "class": "IMMEDIATE", "qualifiers": [ "imm_0_31", "imm_0_63" ], "bit_fields": [ "imm6_10:10:6" ] } ], "flags": "IS_ALIAS", "index": 634 }, { "mnemonic": "lsr", "aliases": [ 634, 631, 630, 629 ], "opcode": "0x53000000", "mask": "0x7f800000", "class": "BITFIELD", "feature_set": "V8", "description": "Bitfield", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM", "class": "IMMEDIATE", "qualifiers": [ "imm_0_31", "imm_0_63" ], "bit_fields": [ "imm6_10:10:6" ] } ], "flags": "IS_ALIAS", "index": 635 }, { "mnemonic": "b", "aliases": [], "opcode": "0x14000000", "mask": "0xfc000000", "class": "BRANCH_IMM", "feature_set": "V8", "description": "Unconditional branch (immediate)", "operands": [ { "kind": "ADDR_PCREL26", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "imm26:0:26" ] } ], "flags": "", "index": 636 }, { "mnemonic": "bl", "aliases": [], "opcode": "0x94000000", "mask": "0xfc000000", "class": "BRANCH_IMM", "feature_set": "V8", "description": "Unconditional branch (immediate)", "operands": [ { "kind": "ADDR_PCREL26", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "imm26:0:26" ] } ], "flags": "", "index": 637 }, { "mnemonic": "br", "aliases": [], "opcode": "0xd61f0000", "mask": "0xfffffc1f", "class": "BRANCH_REG", "feature_set": "V8", "description": "Unconditional branch (register)", "operands": [ { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 638 }, { "mnemonic": "blr", "aliases": [], "opcode": "0xd63f0000", "mask": "0xfffffc1f", "class": "BRANCH_REG", "feature_set": "V8", "description": "Unconditional branch (register)", "operands": [ { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 639 }, { "mnemonic": "ret", "aliases": [], "opcode": "0xd65f0000", "mask": "0xfffffc1f", "class": "BRANCH_REG", "feature_set": "V8", "description": "Unconditional branch (register)", "operands": [ { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 640 }, { "mnemonic": "eret", "aliases": [], "opcode": "0xd69f03e0", "mask": "0xffffffff", "class": "BRANCH_REG", "feature_set": "V8", "description": "Unconditional branch (register)", "operands": [], "flags": "", "index": 641 }, { "mnemonic": "drps", "aliases": [], "opcode": "0xd6bf03e0", "mask": "0xffffffff", "class": "BRANCH_REG", "feature_set": "V8", "description": "Unconditional branch (register)", "operands": [], "flags": "", "index": 642 }, { "mnemonic": "braa", "aliases": [], "opcode": "0xd71f0800", "mask": "0xfffffc00", "class": "BRANCH_REG", "feature_set": "PAC", "description": "Unconditional branch (register)", "operands": [ { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rd_SP", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] } ], "flags": "", "index": 643 }, { "mnemonic": "brab", "aliases": [], "opcode": "0xd71f0c00", "mask": "0xfffffc00", "class": "BRANCH_REG", "feature_set": "PAC", "description": "Unconditional branch (register)", "operands": [ { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rd_SP", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] } ], "flags": "", "index": 644 }, { "mnemonic": "blraa", "aliases": [], "opcode": "0xd73f0800", "mask": "0xfffffc00", "class": "BRANCH_REG", "feature_set": "PAC", "description": "Unconditional branch (register)", "operands": [ { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rd_SP", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] } ], "flags": "", "index": 645 }, { "mnemonic": "blrab", "aliases": [], "opcode": "0xd73f0c00", "mask": "0xfffffc00", "class": "BRANCH_REG", "feature_set": "PAC", "description": "Unconditional branch (register)", "operands": [ { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rd_SP", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] } ], "flags": "", "index": 646 }, { "mnemonic": "braaz", "aliases": [], "opcode": "0xd61f081f", "mask": "0xfffffc1f", "class": "BRANCH_REG", "feature_set": "PAC", "description": "Unconditional branch (register)", "operands": [ { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 647 }, { "mnemonic": "brabz", "aliases": [], "opcode": "0xd61f0c1f", "mask": "0xfffffc1f", "class": "BRANCH_REG", "feature_set": "PAC", "description": "Unconditional branch (register)", "operands": [ { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 648 }, { "mnemonic": "blraaz", "aliases": [], "opcode": "0xd63f081f", "mask": "0xfffffc1f", "class": "BRANCH_REG", "feature_set": "PAC", "description": "Unconditional branch (register)", "operands": [ { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 649 }, { "mnemonic": "blrabz", "aliases": [], "opcode": "0xd63f0c1f", "mask": "0xfffffc1f", "class": "BRANCH_REG", "feature_set": "PAC", "description": "Unconditional branch (register)", "operands": [ { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 650 }, { "mnemonic": "retaa", "aliases": [], "opcode": "0xd65f0bff", "mask": "0xffffffff", "class": "BRANCH_REG", "feature_set": "PAC", "description": "Unconditional branch (register)", "operands": [], "flags": "", "index": 651 }, { "mnemonic": "retab", "aliases": [], "opcode": "0xd65f0fff", "mask": "0xffffffff", "class": "BRANCH_REG", "feature_set": "PAC", "description": "Unconditional branch (register)", "operands": [], "flags": "", "index": 652 }, { "mnemonic": "eretaa", "aliases": [], "opcode": "0xd69f0bff", "mask": "0xffffffff", "class": "BRANCH_REG", "feature_set": "PAC", "description": "Unconditional branch (register)", "operands": [], "flags": "", "index": 653 }, { "mnemonic": "eretab", "aliases": [], "opcode": "0xd69f0fff", "mask": "0xffffffff", "class": "BRANCH_REG", "feature_set": "PAC", "description": "Unconditional branch (register)", "operands": [], "flags": "", "index": 654 }, { "mnemonic": "cbz", "aliases": [], "opcode": "0x34000000", "mask": "0x7f000000", "class": "COMPBRANCH", "feature_set": "V8", "description": "Compare & branch (immediate)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_PCREL19", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "imm19:5:19" ] } ], "flags": "HAS_SF_FIELD", "index": 655 }, { "mnemonic": "cbnz", "aliases": [], "opcode": "0x35000000", "mask": "0x7f000000", "class": "COMPBRANCH", "feature_set": "V8", "description": "Compare & branch (immediate)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_PCREL19", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "imm19:5:19" ] } ], "flags": "HAS_SF_FIELD", "index": 656 }, { "mnemonic": "b.", "aliases": [], "opcode": "0x54000000", "mask": "0xff000010", "class": "CONDBRANCH", "feature_set": "V8", "description": "Conditional branch (immediate)", "operands": [ { "kind": "ADDR_PCREL19", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "imm19:5:19", "cond:0:4" ] } ], "flags": "IS_COND", "index": 657 }, { "mnemonic": "ccmn", "aliases": [], "opcode": "0x3a400800", "mask": "0x7fe00c10", "class": "CONDCMP_IMM", "feature_set": "V8", "description": "Conditional compare (immediate)", "operands": [ { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "CCMP_IMM", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "imm5:16:5" ] }, { "kind": "NZCV", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "nzcv:0:4" ] }, { "kind": "COND", "class": "COND", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_SF_FIELD", "index": 658 }, { "mnemonic": "ccmp", "aliases": [], "opcode": "0x7a400800", "mask": "0x7fe00c10", "class": "CONDCMP_IMM", "feature_set": "V8", "description": "Conditional compare (immediate)", "operands": [ { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "CCMP_IMM", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "imm5:16:5" ] }, { "kind": "NZCV", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "nzcv:0:4" ] }, { "kind": "COND", "class": "COND", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_SF_FIELD", "index": 659 }, { "mnemonic": "ccmn", "aliases": [], "opcode": "0x3a400000", "mask": "0x7fe00c10", "class": "CONDCMP_REG", "feature_set": "V8", "description": "Conditional compare (register)", "operands": [ { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rm:16:5" ] }, { "kind": "NZCV", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "nzcv:0:4" ] }, { "kind": "COND", "class": "COND", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_SF_FIELD", "index": 660 }, { "mnemonic": "ccmp", "aliases": [], "opcode": "0x7a400000", "mask": "0x7fe00c10", "class": "CONDCMP_REG", "feature_set": "V8", "description": "Conditional compare (register)", "operands": [ { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rm:16:5" ] }, { "kind": "NZCV", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "nzcv:0:4" ] }, { "kind": "COND", "class": "COND", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_SF_FIELD", "index": 661 }, { "mnemonic": "csel", "aliases": [], "opcode": "0x1a800000", "mask": "0x7fe00c00", "class": "CONDSEL", "feature_set": "V8", "description": "Conditional select", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rm:16:5" ] }, { "kind": "COND", "class": "COND", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_SF_FIELD", "index": 662 }, { "mnemonic": "csinc", "aliases": [], "opcode": "0x1a800400", "mask": "0x7fe00c00", "class": "CONDSEL", "feature_set": "V8", "description": "Conditional select", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rm:16:5" ] }, { "kind": "COND", "class": "COND", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ALIAS|HAS_SF_FIELD", "index": 663 }, { "mnemonic": "cinc", "aliases": [ 663 ], "opcode": "0x1a800400", "mask": "0x7fe00c00", "class": "CONDSEL", "feature_set": "V8", "description": "Conditional select", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "COND1", "class": "COND", "qualifiers": [ "W", "X" ], "bit_fields": [] } ], "flags": "IS_ALIAS|HAS_SF_FIELD", "index": 664 }, { "mnemonic": "cset", "aliases": [ 664, 663 ], "opcode": "0x1a9f07e0", "mask": "0x7fff0fe0", "class": "CONDSEL", "feature_set": "V8", "description": "Conditional select", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "COND1", "class": "COND", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS|HAS_SF_FIELD", "index": 665 }, { "mnemonic": "csinv", "aliases": [], "opcode": "0x5a800000", "mask": "0x7fe00c00", "class": "CONDSEL", "feature_set": "V8", "description": "Conditional select", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rm:16:5" ] }, { "kind": "COND", "class": "COND", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ALIAS|HAS_SF_FIELD", "index": 666 }, { "mnemonic": "cinv", "aliases": [ 666 ], "opcode": "0x5a800000", "mask": "0x7fe00c00", "class": "CONDSEL", "feature_set": "V8", "description": "Conditional select", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "COND1", "class": "COND", "qualifiers": [ "W", "X" ], "bit_fields": [] } ], "flags": "IS_ALIAS|HAS_SF_FIELD", "index": 667 }, { "mnemonic": "csetm", "aliases": [ 667, 666 ], "opcode": "0x5a9f03e0", "mask": "0x7fff0fe0", "class": "CONDSEL", "feature_set": "V8", "description": "Conditional select", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "COND1", "class": "COND", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS|HAS_SF_FIELD", "index": 668 }, { "mnemonic": "csneg", "aliases": [], "opcode": "0x5a800400", "mask": "0x7fe00c00", "class": "CONDSEL", "feature_set": "V8", "description": "Conditional select", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rm:16:5" ] }, { "kind": "COND", "class": "COND", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ALIAS|HAS_SF_FIELD", "index": 669 }, { "mnemonic": "cneg", "aliases": [ 669 ], "opcode": "0x5a800400", "mask": "0x7fe00c00", "class": "CONDSEL", "feature_set": "V8", "description": "Conditional select", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "COND1", "class": "COND", "qualifiers": [ "W", "X" ], "bit_fields": [] } ], "flags": "IS_ALIAS|HAS_SF_FIELD", "index": 670 }, { "mnemonic": "aese", "aliases": [], "opcode": "0x4e284800", "mask": "0xfffffc00", "class": "CRYPTOAES", "feature_set": "AES", "description": "Crypto AES", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_16B" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_16B" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 671 }, { "mnemonic": "aesd", "aliases": [], "opcode": "0x4e285800", "mask": "0xfffffc00", "class": "CRYPTOAES", "feature_set": "AES", "description": "Crypto AES", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_16B" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_16B" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 672 }, { "mnemonic": "aesmc", "aliases": [], "opcode": "0x4e286800", "mask": "0xfffffc00", "class": "CRYPTOAES", "feature_set": "AES", "description": "Crypto AES", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_16B" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_16B" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 673 }, { "mnemonic": "aesimc", "aliases": [], "opcode": "0x4e287800", "mask": "0xfffffc00", "class": "CRYPTOAES", "feature_set": "AES", "description": "Crypto AES", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_16B" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_16B" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 674 }, { "mnemonic": "sha1h", "aliases": [], "opcode": "0x5e280800", "mask": "0xfffffc00", "class": "CRYPTOSHA2", "feature_set": "SHA2", "description": "Crypto two-reg SHA", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 675 }, { "mnemonic": "sha1su1", "aliases": [], "opcode": "0x5e281800", "mask": "0xfffffc00", "class": "CRYPTOSHA2", "feature_set": "SHA2", "description": "Crypto two-reg SHA", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 676 }, { "mnemonic": "sha256su0", "aliases": [], "opcode": "0x5e282800", "mask": "0xfffffc00", "class": "CRYPTOSHA2", "feature_set": "SHA2", "description": "Crypto two-reg SHA", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 677 }, { "mnemonic": "sha1c", "aliases": [], "opcode": "0x5e000000", "mask": "0xffe0fc00", "class": "CRYPTOSHA3", "feature_set": "SHA2", "description": "Crypto three-reg SHA", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_Q" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 678 }, { "mnemonic": "sha1p", "aliases": [], "opcode": "0x5e001000", "mask": "0xffe0fc00", "class": "CRYPTOSHA3", "feature_set": "SHA2", "description": "Crypto three-reg SHA", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_Q" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 679 }, { "mnemonic": "sha1m", "aliases": [], "opcode": "0x5e002000", "mask": "0xffe0fc00", "class": "CRYPTOSHA3", "feature_set": "SHA2", "description": "Crypto three-reg SHA", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_Q" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 680 }, { "mnemonic": "sha1su0", "aliases": [], "opcode": "0x5e003000", "mask": "0xffe0fc00", "class": "CRYPTOSHA3", "feature_set": "SHA2", "description": "Crypto three-reg SHA", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 681 }, { "mnemonic": "sha256h", "aliases": [], "opcode": "0x5e004000", "mask": "0xffe0fc00", "class": "CRYPTOSHA3", "feature_set": "SHA2", "description": "Crypto three-reg SHA", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_Q" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_Q" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 682 }, { "mnemonic": "sha256h2", "aliases": [], "opcode": "0x5e005000", "mask": "0xffe0fc00", "class": "CRYPTOSHA3", "feature_set": "SHA2", "description": "Crypto three-reg SHA", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_Q" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_Q" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 683 }, { "mnemonic": "sha256su1", "aliases": [], "opcode": "0x5e006000", "mask": "0xffe0fc00", "class": "CRYPTOSHA3", "feature_set": "SHA2", "description": "Crypto three-reg SHA", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 684 }, { "mnemonic": "rbit", "aliases": [], "opcode": "0x5ac00000", "mask": "0x7ffffc00", "class": "DP_1SRC", "feature_set": "V8", "description": "Data-processing (1 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SF_FIELD", "index": 685 }, { "mnemonic": "rev16", "aliases": [], "opcode": "0x5ac00400", "mask": "0x7ffffc00", "class": "DP_1SRC", "feature_set": "V8", "description": "Data-processing (1 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SF_FIELD", "index": 686 }, { "mnemonic": "rev", "aliases": [], "opcode": "0x5ac00800", "mask": "0xfffffc00", "class": "DP_1SRC", "feature_set": "V8", "description": "Data-processing (1 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 687 }, { "mnemonic": "rev", "aliases": [ 689 ], "opcode": "0xdac00c00", "mask": "0xfffffc00", "class": "DP_1SRC", "feature_set": "V8", "description": "Data-processing (1 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_ALIAS|HAS_SF_FIELD", "index": 688 }, { "mnemonic": "rev64", "aliases": [], "opcode": "0xdac00c00", "mask": "0xfffffc00", "class": "DP_1SRC", "feature_set": "V8", "description": "Data-processing (1 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "IS_ALIAS|HAS_SF_FIELD", "index": 689 }, { "mnemonic": "clz", "aliases": [], "opcode": "0x5ac01000", "mask": "0x7ffffc00", "class": "DP_1SRC", "feature_set": "V8", "description": "Data-processing (1 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SF_FIELD", "index": 690 }, { "mnemonic": "cls", "aliases": [], "opcode": "0x5ac01400", "mask": "0x7ffffc00", "class": "DP_1SRC", "feature_set": "V8", "description": "Data-processing (1 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SF_FIELD", "index": 691 }, { "mnemonic": "rev32", "aliases": [], "opcode": "0xdac00800", "mask": "0xfffffc00", "class": "DP_1SRC", "feature_set": "V8", "description": "Data-processing (1 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 692 }, { "mnemonic": "pacia", "aliases": [], "opcode": "0xdac10000", "mask": "0xfffffc00", "class": "DP_1SRC", "feature_set": "PAC", "description": "Data-processing (1 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn_SP", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 693 }, { "mnemonic": "pacib", "aliases": [], "opcode": "0xdac10400", "mask": "0xfffffc00", "class": "DP_1SRC", "feature_set": "PAC", "description": "Data-processing (1 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn_SP", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 694 }, { "mnemonic": "pacda", "aliases": [], "opcode": "0xdac10800", "mask": "0xfffffc00", "class": "DP_1SRC", "feature_set": "PAC", "description": "Data-processing (1 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn_SP", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 695 }, { "mnemonic": "pacdb", "aliases": [], "opcode": "0xdac10c00", "mask": "0xfffffc00", "class": "DP_1SRC", "feature_set": "PAC", "description": "Data-processing (1 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn_SP", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 696 }, { "mnemonic": "autia", "aliases": [], "opcode": "0xdac11000", "mask": "0xfffffc00", "class": "DP_1SRC", "feature_set": "PAC", "description": "Data-processing (1 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn_SP", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 697 }, { "mnemonic": "autib", "aliases": [], "opcode": "0xdac11400", "mask": "0xfffffc00", "class": "DP_1SRC", "feature_set": "PAC", "description": "Data-processing (1 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn_SP", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 698 }, { "mnemonic": "autda", "aliases": [], "opcode": "0xdac11800", "mask": "0xfffffc00", "class": "DP_1SRC", "feature_set": "PAC", "description": "Data-processing (1 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn_SP", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 699 }, { "mnemonic": "autdb", "aliases": [], "opcode": "0xdac11c00", "mask": "0xfffffc00", "class": "DP_1SRC", "feature_set": "PAC", "description": "Data-processing (1 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn_SP", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 700 }, { "mnemonic": "paciza", "aliases": [], "opcode": "0xdac123e0", "mask": "0xffffffe0", "class": "DP_1SRC", "feature_set": "PAC", "description": "Data-processing (1 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] } ], "flags": "", "index": 701 }, { "mnemonic": "pacizb", "aliases": [], "opcode": "0xdac127e0", "mask": "0xffffffe0", "class": "DP_1SRC", "feature_set": "PAC", "description": "Data-processing (1 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] } ], "flags": "", "index": 702 }, { "mnemonic": "pacdza", "aliases": [], "opcode": "0xdac12be0", "mask": "0xffffffe0", "class": "DP_1SRC", "feature_set": "PAC", "description": "Data-processing (1 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] } ], "flags": "", "index": 703 }, { "mnemonic": "pacdzb", "aliases": [], "opcode": "0xdac12fe0", "mask": "0xffffffe0", "class": "DP_1SRC", "feature_set": "PAC", "description": "Data-processing (1 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] } ], "flags": "", "index": 704 }, { "mnemonic": "autiza", "aliases": [], "opcode": "0xdac133e0", "mask": "0xffffffe0", "class": "DP_1SRC", "feature_set": "PAC", "description": "Data-processing (1 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] } ], "flags": "", "index": 705 }, { "mnemonic": "autizb", "aliases": [], "opcode": "0xdac137e0", "mask": "0xffffffe0", "class": "DP_1SRC", "feature_set": "PAC", "description": "Data-processing (1 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] } ], "flags": "", "index": 706 }, { "mnemonic": "autdza", "aliases": [], "opcode": "0xdac13be0", "mask": "0xffffffe0", "class": "DP_1SRC", "feature_set": "PAC", "description": "Data-processing (1 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] } ], "flags": "", "index": 707 }, { "mnemonic": "autdzb", "aliases": [], "opcode": "0xdac13fe0", "mask": "0xffffffe0", "class": "DP_1SRC", "feature_set": "PAC", "description": "Data-processing (1 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] } ], "flags": "", "index": 708 }, { "mnemonic": "xpaci", "aliases": [], "opcode": "0xdac143e0", "mask": "0xffffffe0", "class": "DP_1SRC", "feature_set": "PAC", "description": "Data-processing (1 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] } ], "flags": "", "index": 709 }, { "mnemonic": "xpacd", "aliases": [], "opcode": "0xdac147e0", "mask": "0xffffffe0", "class": "DP_1SRC", "feature_set": "PAC", "description": "Data-processing (1 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] } ], "flags": "", "index": 710 }, { "mnemonic": "udiv", "aliases": [], "opcode": "0x1ac00800", "mask": "0x7fe0fc00", "class": "DP_2SRC", "feature_set": "V8", "description": "Data-processing (2 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SF_FIELD", "index": 711 }, { "mnemonic": "sdiv", "aliases": [], "opcode": "0x1ac00c00", "mask": "0x7fe0fc00", "class": "DP_2SRC", "feature_set": "V8", "description": "Data-processing (2 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SF_FIELD", "index": 712 }, { "mnemonic": "lslv", "aliases": [], "opcode": "0x1ac02000", "mask": "0x7fe0fc00", "class": "DP_2SRC", "feature_set": "V8", "description": "Data-processing (2 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ALIAS|HAS_SF_FIELD", "index": 713 }, { "mnemonic": "lsl", "aliases": [ 713 ], "opcode": "0x1ac02000", "mask": "0x7fe0fc00", "class": "DP_2SRC", "feature_set": "V8", "description": "Data-processing (2 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "IS_ALIAS|HAS_SF_FIELD", "index": 714 }, { "mnemonic": "lsrv", "aliases": [], "opcode": "0x1ac02400", "mask": "0x7fe0fc00", "class": "DP_2SRC", "feature_set": "V8", "description": "Data-processing (2 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ALIAS|HAS_SF_FIELD", "index": 715 }, { "mnemonic": "lsr", "aliases": [ 715 ], "opcode": "0x1ac02400", "mask": "0x7fe0fc00", "class": "DP_2SRC", "feature_set": "V8", "description": "Data-processing (2 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "IS_ALIAS|HAS_SF_FIELD", "index": 716 }, { "mnemonic": "asrv", "aliases": [], "opcode": "0x1ac02800", "mask": "0x7fe0fc00", "class": "DP_2SRC", "feature_set": "V8", "description": "Data-processing (2 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ALIAS|HAS_SF_FIELD", "index": 717 }, { "mnemonic": "asr", "aliases": [ 717 ], "opcode": "0x1ac02800", "mask": "0x7fe0fc00", "class": "DP_2SRC", "feature_set": "V8", "description": "Data-processing (2 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "IS_ALIAS|HAS_SF_FIELD", "index": 718 }, { "mnemonic": "rorv", "aliases": [], "opcode": "0x1ac02c00", "mask": "0x7fe0fc00", "class": "DP_2SRC", "feature_set": "V8", "description": "Data-processing (2 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ALIAS|HAS_SF_FIELD", "index": 719 }, { "mnemonic": "ror", "aliases": [ 719 ], "opcode": "0x1ac02c00", "mask": "0x7fe0fc00", "class": "DP_2SRC", "feature_set": "V8", "description": "Data-processing (2 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "IS_ALIAS|HAS_SF_FIELD", "index": 720 }, { "mnemonic": "subp", "aliases": [], "opcode": "0x9ac00000", "mask": "0xffe0fc00", "class": "DP_2SRC", "feature_set": "MEMTAG", "description": "Data-processing (2 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn_SP", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm_SP", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 721 }, { "mnemonic": "subps", "aliases": [], "opcode": "0xbac00000", "mask": "0xffe0fc00", "class": "DP_2SRC", "feature_set": "MEMTAG", "description": "Data-processing (2 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn_SP", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm_SP", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_ALIAS", "index": 722 }, { "mnemonic": "cmpp", "aliases": [ 722 ], "opcode": "0xbac0001f", "mask": "0xffe0fc1f", "class": "DP_2SRC", "feature_set": "MEMTAG", "description": "Data-processing (2 source)", "operands": [ { "kind": "Rn_SP", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm_SP", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "IS_ALIAS", "index": 723 }, { "mnemonic": "irg", "aliases": [], "opcode": "0x9ac01000", "mask": "0xffe0fc00", "class": "DP_2SRC", "feature_set": "MEMTAG", "description": "Data-processing (2 source)", "operands": [ { "kind": "Rd_SP", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn_SP", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 724 }, { "mnemonic": "gmi", "aliases": [], "opcode": "0x9ac01400", "mask": "0xffe0fc00", "class": "DP_2SRC", "feature_set": "MEMTAG", "description": "Data-processing (2 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn_SP", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 725 }, { "mnemonic": "pacga", "aliases": [], "opcode": "0x9ac03000", "mask": "0xffe0fc00", "class": "DP_2SRC", "feature_set": "PAC", "description": "Data-processing (2 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm_SP", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 726 }, { "mnemonic": "crc32b", "aliases": [], "opcode": "0x1ac04000", "mask": "0xffe0fc00", "class": "DP_2SRC", "feature_set": "CRC", "description": "Data-processing (2 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 727 }, { "mnemonic": "crc32h", "aliases": [], "opcode": "0x1ac04400", "mask": "0xffe0fc00", "class": "DP_2SRC", "feature_set": "CRC", "description": "Data-processing (2 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 728 }, { "mnemonic": "crc32w", "aliases": [], "opcode": "0x1ac04800", "mask": "0xffe0fc00", "class": "DP_2SRC", "feature_set": "CRC", "description": "Data-processing (2 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 729 }, { "mnemonic": "crc32x", "aliases": [], "opcode": "0x9ac04c00", "mask": "0xffe0fc00", "class": "DP_2SRC", "feature_set": "CRC", "description": "Data-processing (2 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 730 }, { "mnemonic": "crc32cb", "aliases": [], "opcode": "0x1ac05000", "mask": "0xffe0fc00", "class": "DP_2SRC", "feature_set": "CRC", "description": "Data-processing (2 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 731 }, { "mnemonic": "crc32ch", "aliases": [], "opcode": "0x1ac05400", "mask": "0xffe0fc00", "class": "DP_2SRC", "feature_set": "CRC", "description": "Data-processing (2 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 732 }, { "mnemonic": "crc32cw", "aliases": [], "opcode": "0x1ac05800", "mask": "0xffe0fc00", "class": "DP_2SRC", "feature_set": "CRC", "description": "Data-processing (2 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 733 }, { "mnemonic": "crc32cx", "aliases": [], "opcode": "0x9ac05c00", "mask": "0xffe0fc00", "class": "DP_2SRC", "feature_set": "CRC", "description": "Data-processing (2 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 734 }, { "mnemonic": "madd", "aliases": [], "opcode": "0x1b000000", "mask": "0x7fe08000", "class": "DP_3SRC", "feature_set": "V8", "description": "Data-processing (3 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rm:16:5" ] }, { "kind": "Ra", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Ra:10:5" ] } ], "flags": "HAS_ALIAS|HAS_SF_FIELD", "index": 735 }, { "mnemonic": "mul", "aliases": [ 735 ], "opcode": "0x1b007c00", "mask": "0x7fe0fc00", "class": "DP_3SRC", "feature_set": "V8", "description": "Data-processing (3 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "IS_ALIAS|HAS_SF_FIELD", "index": 736 }, { "mnemonic": "msub", "aliases": [], "opcode": "0x1b008000", "mask": "0x7fe08000", "class": "DP_3SRC", "feature_set": "V8", "description": "Data-processing (3 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rm:16:5" ] }, { "kind": "Ra", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Ra:10:5" ] } ], "flags": "HAS_ALIAS|HAS_SF_FIELD", "index": 737 }, { "mnemonic": "mneg", "aliases": [ 737 ], "opcode": "0x1b00fc00", "mask": "0x7fe0fc00", "class": "DP_3SRC", "feature_set": "V8", "description": "Data-processing (3 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "IS_ALIAS|HAS_SF_FIELD", "index": 738 }, { "mnemonic": "smaddl", "aliases": [], "opcode": "0x9b200000", "mask": "0xffe08000", "class": "DP_3SRC", "feature_set": "V8", "description": "Data-processing (3 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rm:16:5" ] }, { "kind": "Ra", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Ra:10:5" ] } ], "flags": "HAS_ALIAS", "index": 739 }, { "mnemonic": "smull", "aliases": [ 739 ], "opcode": "0x9b207c00", "mask": "0xffe0fc00", "class": "DP_3SRC", "feature_set": "V8", "description": "Data-processing (3 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "IS_ALIAS", "index": 740 }, { "mnemonic": "smsubl", "aliases": [], "opcode": "0x9b208000", "mask": "0xffe08000", "class": "DP_3SRC", "feature_set": "V8", "description": "Data-processing (3 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rm:16:5" ] }, { "kind": "Ra", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Ra:10:5" ] } ], "flags": "HAS_ALIAS", "index": 741 }, { "mnemonic": "smnegl", "aliases": [ 741 ], "opcode": "0x9b20fc00", "mask": "0xffe0fc00", "class": "DP_3SRC", "feature_set": "V8", "description": "Data-processing (3 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "IS_ALIAS", "index": 742 }, { "mnemonic": "smulh", "aliases": [], "opcode": "0x9b407c00", "mask": "0xffe0fc00", "class": "DP_3SRC", "feature_set": "V8", "description": "Data-processing (3 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 743 }, { "mnemonic": "umaddl", "aliases": [], "opcode": "0x9ba00000", "mask": "0xffe08000", "class": "DP_3SRC", "feature_set": "V8", "description": "Data-processing (3 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rm:16:5" ] }, { "kind": "Ra", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Ra:10:5" ] } ], "flags": "HAS_ALIAS", "index": 744 }, { "mnemonic": "umull", "aliases": [ 744 ], "opcode": "0x9ba07c00", "mask": "0xffe0fc00", "class": "DP_3SRC", "feature_set": "V8", "description": "Data-processing (3 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "IS_ALIAS", "index": 745 }, { "mnemonic": "umsubl", "aliases": [], "opcode": "0x9ba08000", "mask": "0xffe08000", "class": "DP_3SRC", "feature_set": "V8", "description": "Data-processing (3 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rm:16:5" ] }, { "kind": "Ra", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Ra:10:5" ] } ], "flags": "HAS_ALIAS", "index": 746 }, { "mnemonic": "umnegl", "aliases": [ 746 ], "opcode": "0x9ba0fc00", "mask": "0xffe0fc00", "class": "DP_3SRC", "feature_set": "V8", "description": "Data-processing (3 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "IS_ALIAS", "index": 747 }, { "mnemonic": "umulh", "aliases": [], "opcode": "0x9bc07c00", "mask": "0xffe0fc00", "class": "DP_3SRC", "feature_set": "V8", "description": "Data-processing (3 source)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 748 }, { "mnemonic": "svc", "aliases": [], "opcode": "0xd4000001", "mask": "0xffe0001f", "class": "EXCEPTION", "feature_set": "V8", "description": "Exception generation", "operands": [ { "kind": "EXCEPTION", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "imm16_5:5:16" ] } ], "flags": "", "index": 749 }, { "mnemonic": "hvc", "aliases": [], "opcode": "0xd4000002", "mask": "0xffe0001f", "class": "EXCEPTION", "feature_set": "V8", "description": "Exception generation", "operands": [ { "kind": "EXCEPTION", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "imm16_5:5:16" ] } ], "flags": "", "index": 750 }, { "mnemonic": "smc", "aliases": [], "opcode": "0xd4000003", "mask": "0xffe0001f", "class": "EXCEPTION", "feature_set": "V8", "description": "Exception generation", "operands": [ { "kind": "EXCEPTION", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "imm16_5:5:16" ] } ], "flags": "", "index": 751 }, { "mnemonic": "brk", "aliases": [], "opcode": "0xd4200000", "mask": "0xffe0001f", "class": "EXCEPTION", "feature_set": "V8", "description": "Exception generation", "operands": [ { "kind": "EXCEPTION", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "imm16_5:5:16" ] } ], "flags": "", "index": 752 }, { "mnemonic": "hlt", "aliases": [], "opcode": "0xd4400000", "mask": "0xffe0001f", "class": "EXCEPTION", "feature_set": "V8", "description": "Exception generation", "operands": [ { "kind": "EXCEPTION", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "imm16_5:5:16" ] } ], "flags": "", "index": 753 }, { "mnemonic": "udf", "aliases": [], "opcode": "0x00000000", "mask": "0xffff0000", "class": "EXCEPTION", "feature_set": "V8", "description": "Exception generation", "operands": [ { "kind": "UNDEFINED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "imm16_0:0:16" ] } ], "flags": "", "index": 754 }, { "mnemonic": "dcps1", "aliases": [], "opcode": "0xd4a00001", "mask": "0xffe0001f", "class": "EXCEPTION", "feature_set": "V8", "description": "Exception generation", "operands": [ { "kind": "EXCEPTION", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "imm16_5:5:16" ] } ], "flags": "", "index": 755 }, { "mnemonic": "dcps2", "aliases": [], "opcode": "0xd4a00002", "mask": "0xffe0001f", "class": "EXCEPTION", "feature_set": "V8", "description": "Exception generation", "operands": [ { "kind": "EXCEPTION", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "imm16_5:5:16" ] } ], "flags": "", "index": 756 }, { "mnemonic": "dcps3", "aliases": [], "opcode": "0xd4a00003", "mask": "0xffe0001f", "class": "EXCEPTION", "feature_set": "V8", "description": "Exception generation", "operands": [ { "kind": "EXCEPTION", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "imm16_5:5:16" ] } ], "flags": "", "index": 757 }, { "mnemonic": "extr", "aliases": [], "opcode": "0x13800000", "mask": "0x7fa00000", "class": "EXTRACT", "feature_set": "V8", "description": "Extract", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rm:16:5" ] }, { "kind": "IMMS", "class": "IMMEDIATE", "qualifiers": [ "imm_0_31", "imm_0_63" ], "bit_fields": [ "imm6_10:10:6" ] } ], "flags": "HAS_ALIAS|HAS_SF_FIELD|HAS_N_FIELD", "index": 758 }, { "mnemonic": "ror", "aliases": [ 758 ], "opcode": "0x13800000", "mask": "0x7fa00000", "class": "EXTRACT", "feature_set": "V8", "description": "Extract", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rm:16:5" ] }, { "kind": "IMMS", "class": "IMMEDIATE", "qualifiers": [ "imm_0_31", "imm_0_63" ], "bit_fields": [ "imm6_10:10:6" ] } ], "flags": "IS_ALIAS", "index": 759 }, { "mnemonic": "scvtf", "aliases": [], "opcode": "0x1e020000", "mask": "0x7f3f0000", "class": "FLOAT2FIX", "feature_set": "FP", "description": "Floating-point<->fixed-point conversions", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_D", "S_S", "S_D", "S_S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "W", "X", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "FBITS", "class": "IMMEDIATE", "qualifiers": [ "imm_1_32", "imm_1_32", "imm_1_64", "imm_1_64" ], "bit_fields": [ "scale:10:6" ] } ], "flags": "HAS_SF_FIELD|HAS_FPTYPE_FIELD", "index": 760 }, { "mnemonic": "scvtf", "aliases": [], "opcode": "0x1ec20000", "mask": "0x7fff0000", "class": "FLOAT2FIX", "feature_set": "FP_F16", "description": "Floating-point<->fixed-point conversions", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_H", "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "FBITS", "class": "IMMEDIATE", "qualifiers": [ "imm_1_32", "imm_1_64" ], "bit_fields": [ "scale:10:6" ] } ], "flags": "HAS_SF_FIELD|HAS_FPTYPE_FIELD", "index": 761 }, { "mnemonic": "ucvtf", "aliases": [], "opcode": "0x1e030000", "mask": "0x7f3f0000", "class": "FLOAT2FIX", "feature_set": "FP", "description": "Floating-point<->fixed-point conversions", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_D", "S_S", "S_D", "S_S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "W", "X", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "FBITS", "class": "IMMEDIATE", "qualifiers": [ "imm_1_32", "imm_1_32", "imm_1_64", "imm_1_64" ], "bit_fields": [ "scale:10:6" ] } ], "flags": "HAS_SF_FIELD|HAS_FPTYPE_FIELD", "index": 762 }, { "mnemonic": "ucvtf", "aliases": [], "opcode": "0x1ec30000", "mask": "0x7fff0000", "class": "FLOAT2FIX", "feature_set": "FP_F16", "description": "Floating-point<->fixed-point conversions", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_H", "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "FBITS", "class": "IMMEDIATE", "qualifiers": [ "imm_1_32", "imm_1_64" ], "bit_fields": [ "scale:10:6" ] } ], "flags": "HAS_SF_FIELD|HAS_FPTYPE_FIELD", "index": 763 }, { "mnemonic": "fcvtzs", "aliases": [], "opcode": "0x1e180000", "mask": "0x7f3f0000", "class": "FLOAT2FIX", "feature_set": "FP", "description": "Floating-point<->fixed-point conversions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "W", "X", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_D", "S_S", "S_D", "S_S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "FBITS", "class": "IMMEDIATE", "qualifiers": [ "imm_1_32", "imm_1_32", "imm_1_64", "imm_1_64" ], "bit_fields": [ "scale:10:6" ] } ], "flags": "HAS_SF_FIELD|HAS_FPTYPE_FIELD", "index": 764 }, { "mnemonic": "fcvtzs", "aliases": [], "opcode": "0x1ed80000", "mask": "0x7fff0000", "class": "FLOAT2FIX", "feature_set": "FP_F16", "description": "Floating-point<->fixed-point conversions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_H", "S_H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "FBITS", "class": "IMMEDIATE", "qualifiers": [ "imm_1_32", "imm_1_64" ], "bit_fields": [ "scale:10:6" ] } ], "flags": "HAS_SF_FIELD|HAS_FPTYPE_FIELD", "index": 765 }, { "mnemonic": "fcvtzu", "aliases": [], "opcode": "0x1e190000", "mask": "0x7f3f0000", "class": "FLOAT2FIX", "feature_set": "FP", "description": "Floating-point<->fixed-point conversions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "W", "X", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_D", "S_S", "S_D", "S_S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "FBITS", "class": "IMMEDIATE", "qualifiers": [ "imm_1_32", "imm_1_32", "imm_1_64", "imm_1_64" ], "bit_fields": [ "scale:10:6" ] } ], "flags": "HAS_SF_FIELD|HAS_FPTYPE_FIELD", "index": 766 }, { "mnemonic": "fcvtzu", "aliases": [], "opcode": "0x1ed90000", "mask": "0x7fff0000", "class": "FLOAT2FIX", "feature_set": "FP_F16", "description": "Floating-point<->fixed-point conversions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_H", "S_H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "FBITS", "class": "IMMEDIATE", "qualifiers": [ "imm_1_32", "imm_1_64" ], "bit_fields": [ "scale:10:6" ] } ], "flags": "HAS_SF_FIELD|HAS_FPTYPE_FIELD", "index": 767 }, { "mnemonic": "fcvtns", "aliases": [], "opcode": "0x1e200000", "mask": "0x7f3ffc00", "class": "FLOAT2INT", "feature_set": "FP", "description": "Floating-point<->integer conversions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "W", "X", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_D", "S_S", "S_D", "S_S" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SF_FIELD|HAS_FPTYPE_FIELD", "index": 768 }, { "mnemonic": "fcvtns", "aliases": [], "opcode": "0x1ee00000", "mask": "0x7ffffc00", "class": "FLOAT2INT", "feature_set": "FP_F16", "description": "Floating-point<->integer conversions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_H", "S_H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SF_FIELD|HAS_FPTYPE_FIELD", "index": 769 }, { "mnemonic": "fcvtnu", "aliases": [], "opcode": "0x1e210000", "mask": "0x7f3ffc00", "class": "FLOAT2INT", "feature_set": "FP", "description": "Floating-point<->integer conversions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "W", "X", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_D", "S_S", "S_D", "S_S" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SF_FIELD|HAS_FPTYPE_FIELD", "index": 770 }, { "mnemonic": "fcvtnu", "aliases": [], "opcode": "0x1ee10000", "mask": "0x7ffffc00", "class": "FLOAT2INT", "feature_set": "FP_F16", "description": "Floating-point<->integer conversions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_H", "S_H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SF_FIELD|HAS_FPTYPE_FIELD", "index": 771 }, { "mnemonic": "scvtf", "aliases": [], "opcode": "0x1e220000", "mask": "0x7f3ffc00", "class": "FLOAT2INT", "feature_set": "FP", "description": "Floating-point<->integer conversions", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_D", "S_S", "S_D", "S_S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "W", "X", "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SF_FIELD|HAS_FPTYPE_FIELD", "index": 772 }, { "mnemonic": "scvtf", "aliases": [], "opcode": "0x1ee20000", "mask": "0x7ffffc00", "class": "FLOAT2INT", "feature_set": "FP_F16", "description": "Floating-point<->integer conversions", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_H", "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SF_FIELD|HAS_FPTYPE_FIELD", "index": 773 }, { "mnemonic": "ucvtf", "aliases": [], "opcode": "0x1e230000", "mask": "0x7f3ffc00", "class": "FLOAT2INT", "feature_set": "FP", "description": "Floating-point<->integer conversions", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_D", "S_S", "S_D", "S_S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "W", "X", "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SF_FIELD|HAS_FPTYPE_FIELD", "index": 774 }, { "mnemonic": "ucvtf", "aliases": [], "opcode": "0x1ee30000", "mask": "0x7ffffc00", "class": "FLOAT2INT", "feature_set": "FP_F16", "description": "Floating-point<->integer conversions", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_H", "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SF_FIELD|HAS_FPTYPE_FIELD", "index": 775 }, { "mnemonic": "fcvtas", "aliases": [], "opcode": "0x1e240000", "mask": "0x7f3ffc00", "class": "FLOAT2INT", "feature_set": "FP", "description": "Floating-point<->integer conversions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "W", "X", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_D", "S_S", "S_D", "S_S" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SF_FIELD|HAS_FPTYPE_FIELD", "index": 776 }, { "mnemonic": "fcvtas", "aliases": [], "opcode": "0x1ee40000", "mask": "0x7ffffc00", "class": "FLOAT2INT", "feature_set": "FP_F16", "description": "Floating-point<->integer conversions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_H", "S_H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SF_FIELD|HAS_FPTYPE_FIELD", "index": 777 }, { "mnemonic": "fcvtau", "aliases": [], "opcode": "0x1e250000", "mask": "0x7f3ffc00", "class": "FLOAT2INT", "feature_set": "FP", "description": "Floating-point<->integer conversions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "W", "X", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_D", "S_S", "S_D", "S_S" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SF_FIELD|HAS_FPTYPE_FIELD", "index": 778 }, { "mnemonic": "fcvtau", "aliases": [], "opcode": "0x1ee50000", "mask": "0x7ffffc00", "class": "FLOAT2INT", "feature_set": "FP_F16", "description": "Floating-point<->integer conversions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_H", "S_H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SF_FIELD|HAS_FPTYPE_FIELD", "index": 779 }, { "mnemonic": "fmov", "aliases": [], "opcode": "0x1e260000", "mask": "0x7f3ffc00", "class": "FLOAT2INT", "feature_set": "FP", "description": "Floating-point<->integer conversions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SF_FIELD|HAS_FPTYPE_FIELD", "index": 780 }, { "mnemonic": "fmov", "aliases": [], "opcode": "0x1ee60000", "mask": "0x7ffffc00", "class": "FLOAT2INT", "feature_set": "FP_F16", "description": "Floating-point<->integer conversions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_H", "S_H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SF_FIELD|HAS_FPTYPE_FIELD", "index": 781 }, { "mnemonic": "fmov", "aliases": [], "opcode": "0x1e270000", "mask": "0x7f3ffc00", "class": "FLOAT2INT", "feature_set": "FP", "description": "Floating-point<->integer conversions", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SF_FIELD|HAS_FPTYPE_FIELD", "index": 782 }, { "mnemonic": "fmov", "aliases": [], "opcode": "0x1ee70000", "mask": "0x7ffffc00", "class": "FLOAT2INT", "feature_set": "FP_F16", "description": "Floating-point<->integer conversions", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_H", "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SF_FIELD|HAS_FPTYPE_FIELD", "index": 783 }, { "mnemonic": "fcvtps", "aliases": [], "opcode": "0x1e280000", "mask": "0x7f3ffc00", "class": "FLOAT2INT", "feature_set": "FP", "description": "Floating-point<->integer conversions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "W", "X", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_D", "S_S", "S_D", "S_S" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SF_FIELD|HAS_FPTYPE_FIELD", "index": 784 }, { "mnemonic": "fcvtps", "aliases": [], "opcode": "0x1ee80000", "mask": "0x7ffffc00", "class": "FLOAT2INT", "feature_set": "FP_F16", "description": "Floating-point<->integer conversions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_H", "S_H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SF_FIELD|HAS_FPTYPE_FIELD", "index": 785 }, { "mnemonic": "fcvtpu", "aliases": [], "opcode": "0x1e290000", "mask": "0x7f3ffc00", "class": "FLOAT2INT", "feature_set": "FP", "description": "Floating-point<->integer conversions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "W", "X", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_D", "S_S", "S_D", "S_S" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SF_FIELD|HAS_FPTYPE_FIELD", "index": 786 }, { "mnemonic": "fcvtpu", "aliases": [], "opcode": "0x1ee90000", "mask": "0x7ffffc00", "class": "FLOAT2INT", "feature_set": "FP_F16", "description": "Floating-point<->integer conversions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_H", "S_H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SF_FIELD|HAS_FPTYPE_FIELD", "index": 787 }, { "mnemonic": "fcvtms", "aliases": [], "opcode": "0x1e300000", "mask": "0x7f3ffc00", "class": "FLOAT2INT", "feature_set": "FP", "description": "Floating-point<->integer conversions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "W", "X", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_D", "S_S", "S_D", "S_S" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SF_FIELD|HAS_FPTYPE_FIELD", "index": 788 }, { "mnemonic": "fcvtms", "aliases": [], "opcode": "0x1ef00000", "mask": "0x7ffffc00", "class": "FLOAT2INT", "feature_set": "FP_F16", "description": "Floating-point<->integer conversions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_H", "S_H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SF_FIELD|HAS_FPTYPE_FIELD", "index": 789 }, { "mnemonic": "fcvtmu", "aliases": [], "opcode": "0x1e310000", "mask": "0x7f3ffc00", "class": "FLOAT2INT", "feature_set": "FP", "description": "Floating-point<->integer conversions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "W", "X", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_D", "S_S", "S_D", "S_S" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SF_FIELD|HAS_FPTYPE_FIELD", "index": 790 }, { "mnemonic": "fcvtmu", "aliases": [], "opcode": "0x1ef10000", "mask": "0x7ffffc00", "class": "FLOAT2INT", "feature_set": "FP_F16", "description": "Floating-point<->integer conversions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_H", "S_H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SF_FIELD|HAS_FPTYPE_FIELD", "index": 791 }, { "mnemonic": "fcvtzs", "aliases": [], "opcode": "0x1e380000", "mask": "0x7f3ffc00", "class": "FLOAT2INT", "feature_set": "FP", "description": "Floating-point<->integer conversions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "W", "X", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_D", "S_S", "S_D", "S_S" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SF_FIELD|HAS_FPTYPE_FIELD", "index": 792 }, { "mnemonic": "fcvtzs", "aliases": [], "opcode": "0x1ef80000", "mask": "0x7ffffc00", "class": "FLOAT2INT", "feature_set": "FP_F16", "description": "Floating-point<->integer conversions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_H", "S_H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SF_FIELD|HAS_FPTYPE_FIELD", "index": 793 }, { "mnemonic": "fcvtzu", "aliases": [], "opcode": "0x1e390000", "mask": "0x7f3ffc00", "class": "FLOAT2INT", "feature_set": "FP", "description": "Floating-point<->integer conversions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "W", "X", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_D", "S_S", "S_D", "S_S" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SF_FIELD|HAS_FPTYPE_FIELD", "index": 794 }, { "mnemonic": "fcvtzu", "aliases": [], "opcode": "0x1ef90000", "mask": "0x7ffffc00", "class": "FLOAT2INT", "feature_set": "FP_F16", "description": "Floating-point<->integer conversions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_H", "S_H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SF_FIELD|HAS_FPTYPE_FIELD", "index": 795 }, { "mnemonic": "fmov", "aliases": [], "opcode": "0x9eae0000", "mask": "0xfffffc00", "class": "FLOAT2INT", "feature_set": "FP", "description": "Floating-point<->integer conversions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "VnD1", "class": "FP_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 796 }, { "mnemonic": "fmov", "aliases": [], "opcode": "0x9eaf0000", "mask": "0xfffffc00", "class": "FLOAT2INT", "feature_set": "FP", "description": "Floating-point<->integer conversions", "operands": [ { "kind": "VdD1", "class": "FP_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 797 }, { "mnemonic": "fjcvtzs", "aliases": [], "opcode": "0x1e7e0000", "mask": "0xfffffc00", "class": "FLOAT2INT", "feature_set": "JSCVT", "description": "Floating-point<->integer conversions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 798 }, { "mnemonic": "fccmp", "aliases": [], "opcode": "0x1e200400", "mask": "0xff200c10", "class": "FLOATCCMP", "feature_set": "FP", "description": "Floating-point conditional compare", "operands": [ { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Fm", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rm:16:5" ] }, { "kind": "NZCV", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "nzcv:0:4" ] }, { "kind": "COND", "class": "COND", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_FPTYPE_FIELD", "index": 799 }, { "mnemonic": "fccmp", "aliases": [], "opcode": "0x1ee00400", "mask": "0xffe00c10", "class": "FLOATCCMP", "feature_set": "FP_F16", "description": "Floating-point conditional compare", "operands": [ { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Fm", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rm:16:5" ] }, { "kind": "NZCV", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "nzcv:0:4" ] }, { "kind": "COND", "class": "COND", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_FPTYPE_FIELD", "index": 800 }, { "mnemonic": "fccmpe", "aliases": [], "opcode": "0x1e200410", "mask": "0xff200c10", "class": "FLOATCCMP", "feature_set": "FP", "description": "Floating-point conditional compare", "operands": [ { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Fm", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rm:16:5" ] }, { "kind": "NZCV", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "nzcv:0:4" ] }, { "kind": "COND", "class": "COND", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_FPTYPE_FIELD", "index": 801 }, { "mnemonic": "fccmpe", "aliases": [], "opcode": "0x1ee00410", "mask": "0xffe00c10", "class": "FLOATCCMP", "feature_set": "FP_F16", "description": "Floating-point conditional compare", "operands": [ { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Fm", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rm:16:5" ] }, { "kind": "NZCV", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "nzcv:0:4" ] }, { "kind": "COND", "class": "COND", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_FPTYPE_FIELD", "index": 802 }, { "mnemonic": "fcmp", "aliases": [], "opcode": "0x1e202000", "mask": "0xff20fc1f", "class": "FLOATCMP", "feature_set": "FP", "description": "Floating-point compare", "operands": [ { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Fm", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 803 }, { "mnemonic": "fcmp", "aliases": [], "opcode": "0x1ee02000", "mask": "0xffe0fc1f", "class": "FLOATCMP", "feature_set": "FP_F16", "description": "Floating-point compare", "operands": [ { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Fm", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 804 }, { "mnemonic": "fcmpe", "aliases": [], "opcode": "0x1e202010", "mask": "0xff20fc1f", "class": "FLOATCMP", "feature_set": "FP", "description": "Floating-point compare", "operands": [ { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Fm", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 805 }, { "mnemonic": "fcmpe", "aliases": [], "opcode": "0x1ee02010", "mask": "0xffe0fc1f", "class": "FLOATCMP", "feature_set": "FP_F16", "description": "Floating-point compare", "operands": [ { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Fm", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 806 }, { "mnemonic": "fcmp", "aliases": [], "opcode": "0x1e202008", "mask": "0xff20fc1f", "class": "FLOATCMP", "feature_set": "FP", "description": "Floating-point compare", "operands": [ { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "FPIMM0", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_FPTYPE_FIELD", "index": 807 }, { "mnemonic": "fcmp", "aliases": [], "opcode": "0x1ee02008", "mask": "0xffe0fc1f", "class": "FLOATCMP", "feature_set": "FP_F16", "description": "Floating-point compare", "operands": [ { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "FPIMM0", "class": "IMMEDIATE", "qualifiers": [ "S_H" ], "bit_fields": [] } ], "flags": "HAS_FPTYPE_FIELD", "index": 808 }, { "mnemonic": "fcmpe", "aliases": [], "opcode": "0x1e202018", "mask": "0xff20fc1f", "class": "FLOATCMP", "feature_set": "FP", "description": "Floating-point compare", "operands": [ { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "FPIMM0", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_FPTYPE_FIELD", "index": 809 }, { "mnemonic": "fcmpe", "aliases": [], "opcode": "0x1ee02018", "mask": "0xffe0fc1f", "class": "FLOATCMP", "feature_set": "FP_F16", "description": "Floating-point compare", "operands": [ { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "FPIMM0", "class": "IMMEDIATE", "qualifiers": [ "S_H" ], "bit_fields": [] } ], "flags": "HAS_FPTYPE_FIELD", "index": 810 }, { "mnemonic": "xaflag", "aliases": [], "opcode": "0xd500403f", "mask": "0xffffffff", "class": "AARCH64_MISC", "feature_set": "FLAGMANIP", "description": "Misc. instructions", "operands": [], "flags": "", "index": 811 }, { "mnemonic": "axflag", "aliases": [], "opcode": "0xd500405f", "mask": "0xffffffff", "class": "AARCH64_MISC", "feature_set": "FLAGMANIP", "description": "Misc. instructions", "operands": [], "flags": "", "index": 812 }, { "mnemonic": "frint32z", "aliases": [], "opcode": "0x1e284000", "mask": "0xffbffc00", "class": "FLOATDP1", "feature_set": "FRINTTS", "description": "Floating-point data-processing (1 source)", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 813 }, { "mnemonic": "frint32x", "aliases": [], "opcode": "0x1e28c000", "mask": "0xffbffc00", "class": "FLOATDP1", "feature_set": "FRINTTS", "description": "Floating-point data-processing (1 source)", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 814 }, { "mnemonic": "frint64z", "aliases": [], "opcode": "0x1e294000", "mask": "0xffbffc00", "class": "FLOATDP1", "feature_set": "FRINTTS", "description": "Floating-point data-processing (1 source)", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 815 }, { "mnemonic": "frint64x", "aliases": [], "opcode": "0x1e29c000", "mask": "0xffbffc00", "class": "FLOATDP1", "feature_set": "FRINTTS", "description": "Floating-point data-processing (1 source)", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 816 }, { "mnemonic": "fmov", "aliases": [], "opcode": "0x1e204000", "mask": "0xff3ffc00", "class": "FLOATDP1", "feature_set": "FP", "description": "Floating-point data-processing (1 source)", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 817 }, { "mnemonic": "fmov", "aliases": [], "opcode": "0x1ee04000", "mask": "0xfffffc00", "class": "FLOATDP1", "feature_set": "FP_F16", "description": "Floating-point data-processing (1 source)", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 818 }, { "mnemonic": "fabs", "aliases": [], "opcode": "0x1e20c000", "mask": "0xff3ffc00", "class": "FLOATDP1", "feature_set": "FP", "description": "Floating-point data-processing (1 source)", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 819 }, { "mnemonic": "fabs", "aliases": [], "opcode": "0x1ee0c000", "mask": "0xfffffc00", "class": "FLOATDP1", "feature_set": "FP_F16", "description": "Floating-point data-processing (1 source)", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 820 }, { "mnemonic": "fneg", "aliases": [], "opcode": "0x1e214000", "mask": "0xff3ffc00", "class": "FLOATDP1", "feature_set": "FP", "description": "Floating-point data-processing (1 source)", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 821 }, { "mnemonic": "fneg", "aliases": [], "opcode": "0x1ee14000", "mask": "0xfffffc00", "class": "FLOATDP1", "feature_set": "FP_F16", "description": "Floating-point data-processing (1 source)", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 822 }, { "mnemonic": "fsqrt", "aliases": [], "opcode": "0x1e21c000", "mask": "0xff3ffc00", "class": "FLOATDP1", "feature_set": "FP", "description": "Floating-point data-processing (1 source)", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 823 }, { "mnemonic": "fsqrt", "aliases": [], "opcode": "0x1ee1c000", "mask": "0xfffffc00", "class": "FLOATDP1", "feature_set": "FP_F16", "description": "Floating-point data-processing (1 source)", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 824 }, { "mnemonic": "fcvt", "aliases": [], "opcode": "0x1e224000", "mask": "0xff3e7c00", "class": "FLOATDP1", "feature_set": "FP", "description": "Floating-point data-processing (1 source)", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_S", "S_S", "S_D", "S_D", "S_H", "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_H", "S_D", "S_H", "S_S", "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_FPTYPE_FIELD|HAS_SPEC_DECODE_RULES", "index": 825 }, { "mnemonic": "frintn", "aliases": [], "opcode": "0x1e244000", "mask": "0xff3ffc00", "class": "FLOATDP1", "feature_set": "FP", "description": "Floating-point data-processing (1 source)", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 826 }, { "mnemonic": "frintn", "aliases": [], "opcode": "0x1ee44000", "mask": "0xfffffc00", "class": "FLOATDP1", "feature_set": "FP_F16", "description": "Floating-point data-processing (1 source)", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 827 }, { "mnemonic": "frintp", "aliases": [], "opcode": "0x1e24c000", "mask": "0xff3ffc00", "class": "FLOATDP1", "feature_set": "FP", "description": "Floating-point data-processing (1 source)", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 828 }, { "mnemonic": "frintp", "aliases": [], "opcode": "0x1ee4c000", "mask": "0xfffffc00", "class": "FLOATDP1", "feature_set": "FP_F16", "description": "Floating-point data-processing (1 source)", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 829 }, { "mnemonic": "frintm", "aliases": [], "opcode": "0x1e254000", "mask": "0xff3ffc00", "class": "FLOATDP1", "feature_set": "FP", "description": "Floating-point data-processing (1 source)", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 830 }, { "mnemonic": "frintm", "aliases": [], "opcode": "0x1ee54000", "mask": "0xfffffc00", "class": "FLOATDP1", "feature_set": "FP_F16", "description": "Floating-point data-processing (1 source)", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 831 }, { "mnemonic": "frintz", "aliases": [], "opcode": "0x1e25c000", "mask": "0xff3ffc00", "class": "FLOATDP1", "feature_set": "FP", "description": "Floating-point data-processing (1 source)", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 832 }, { "mnemonic": "frintz", "aliases": [], "opcode": "0x1ee5c000", "mask": "0xfffffc00", "class": "FLOATDP1", "feature_set": "FP_F16", "description": "Floating-point data-processing (1 source)", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 833 }, { "mnemonic": "frinta", "aliases": [], "opcode": "0x1e264000", "mask": "0xff3ffc00", "class": "FLOATDP1", "feature_set": "FP", "description": "Floating-point data-processing (1 source)", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 834 }, { "mnemonic": "frinta", "aliases": [], "opcode": "0x1ee64000", "mask": "0xfffffc00", "class": "FLOATDP1", "feature_set": "FP_F16", "description": "Floating-point data-processing (1 source)", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 835 }, { "mnemonic": "frintx", "aliases": [], "opcode": "0x1e274000", "mask": "0xff3ffc00", "class": "FLOATDP1", "feature_set": "FP", "description": "Floating-point data-processing (1 source)", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 836 }, { "mnemonic": "frintx", "aliases": [], "opcode": "0x1ee74000", "mask": "0xfffffc00", "class": "FLOATDP1", "feature_set": "FP_F16", "description": "Floating-point data-processing (1 source)", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 837 }, { "mnemonic": "frinti", "aliases": [], "opcode": "0x1e27c000", "mask": "0xff3ffc00", "class": "FLOATDP1", "feature_set": "FP", "description": "Floating-point data-processing (1 source)", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 838 }, { "mnemonic": "frinti", "aliases": [], "opcode": "0x1ee7c000", "mask": "0xfffffc00", "class": "FLOATDP1", "feature_set": "FP_F16", "description": "Floating-point data-processing (1 source)", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 839 }, { "mnemonic": "fmul", "aliases": [], "opcode": "0x1e200800", "mask": "0xff20fc00", "class": "FLOATDP2", "feature_set": "FP", "description": "Floating-point data-processing (2 source)", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Fm", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 840 }, { "mnemonic": "fmul", "aliases": [], "opcode": "0x1ee00800", "mask": "0xffe0fc00", "class": "FLOATDP2", "feature_set": "FP_F16", "description": "Floating-point data-processing (2 source)", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Fm", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 841 }, { "mnemonic": "fdiv", "aliases": [], "opcode": "0x1e201800", "mask": "0xff20fc00", "class": "FLOATDP2", "feature_set": "FP", "description": "Floating-point data-processing (2 source)", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Fm", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 842 }, { "mnemonic": "fdiv", "aliases": [], "opcode": "0x1ee01800", "mask": "0xffe0fc00", "class": "FLOATDP2", "feature_set": "FP_F16", "description": "Floating-point data-processing (2 source)", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Fm", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 843 }, { "mnemonic": "fadd", "aliases": [], "opcode": "0x1e202800", "mask": "0xff20fc00", "class": "FLOATDP2", "feature_set": "FP", "description": "Floating-point data-processing (2 source)", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Fm", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 844 }, { "mnemonic": "fadd", "aliases": [], "opcode": "0x1ee02800", "mask": "0xffe0fc00", "class": "FLOATDP2", "feature_set": "FP_F16", "description": "Floating-point data-processing (2 source)", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Fm", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 845 }, { "mnemonic": "fsub", "aliases": [], "opcode": "0x1e203800", "mask": "0xff20fc00", "class": "FLOATDP2", "feature_set": "FP", "description": "Floating-point data-processing (2 source)", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Fm", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 846 }, { "mnemonic": "fsub", "aliases": [], "opcode": "0x1ee03800", "mask": "0xffe0fc00", "class": "FLOATDP2", "feature_set": "FP_F16", "description": "Floating-point data-processing (2 source)", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Fm", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 847 }, { "mnemonic": "fmax", "aliases": [], "opcode": "0x1e204800", "mask": "0xff20fc00", "class": "FLOATDP2", "feature_set": "FP", "description": "Floating-point data-processing (2 source)", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Fm", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 848 }, { "mnemonic": "fmax", "aliases": [], "opcode": "0x1ee04800", "mask": "0xffe0fc00", "class": "FLOATDP2", "feature_set": "FP_F16", "description": "Floating-point data-processing (2 source)", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Fm", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 849 }, { "mnemonic": "fmin", "aliases": [], "opcode": "0x1e205800", "mask": "0xff20fc00", "class": "FLOATDP2", "feature_set": "FP", "description": "Floating-point data-processing (2 source)", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Fm", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 850 }, { "mnemonic": "fmin", "aliases": [], "opcode": "0x1ee05800", "mask": "0xffe0fc00", "class": "FLOATDP2", "feature_set": "FP_F16", "description": "Floating-point data-processing (2 source)", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Fm", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 851 }, { "mnemonic": "fmaxnm", "aliases": [], "opcode": "0x1e206800", "mask": "0xff20fc00", "class": "FLOATDP2", "feature_set": "FP", "description": "Floating-point data-processing (2 source)", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Fm", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 852 }, { "mnemonic": "fmaxnm", "aliases": [], "opcode": "0x1ee06800", "mask": "0xffe0fc00", "class": "FLOATDP2", "feature_set": "FP_F16", "description": "Floating-point data-processing (2 source)", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Fm", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 853 }, { "mnemonic": "fminnm", "aliases": [], "opcode": "0x1e207800", "mask": "0xff20fc00", "class": "FLOATDP2", "feature_set": "FP", "description": "Floating-point data-processing (2 source)", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Fm", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 854 }, { "mnemonic": "fminnm", "aliases": [], "opcode": "0x1ee07800", "mask": "0xffe0fc00", "class": "FLOATDP2", "feature_set": "FP_F16", "description": "Floating-point data-processing (2 source)", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Fm", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 855 }, { "mnemonic": "fnmul", "aliases": [], "opcode": "0x1e208800", "mask": "0xff20fc00", "class": "FLOATDP2", "feature_set": "FP", "description": "Floating-point data-processing (2 source)", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Fm", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 856 }, { "mnemonic": "fnmul", "aliases": [], "opcode": "0x1ee08800", "mask": "0xffe0fc00", "class": "FLOATDP2", "feature_set": "FP_F16", "description": "Floating-point data-processing (2 source)", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Fm", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 857 }, { "mnemonic": "fmadd", "aliases": [], "opcode": "0x1f000000", "mask": "0xff208000", "class": "FLOATDP3", "feature_set": "FP", "description": "Floating-point data-processing (3 source)", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Fm", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rm:16:5" ] }, { "kind": "Fa", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Ra:10:5" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 858 }, { "mnemonic": "fmadd", "aliases": [], "opcode": "0x1fc00000", "mask": "0xffe08000", "class": "FLOATDP3", "feature_set": "FP_F16", "description": "Floating-point data-processing (3 source)", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Fm", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rm:16:5" ] }, { "kind": "Fa", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Ra:10:5" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 859 }, { "mnemonic": "fmsub", "aliases": [], "opcode": "0x1f008000", "mask": "0xff208000", "class": "FLOATDP3", "feature_set": "FP", "description": "Floating-point data-processing (3 source)", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Fm", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rm:16:5" ] }, { "kind": "Fa", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Ra:10:5" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 860 }, { "mnemonic": "fmsub", "aliases": [], "opcode": "0x1fc08000", "mask": "0xffe08000", "class": "FLOATDP3", "feature_set": "FP_F16", "description": "Floating-point data-processing (3 source)", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Fm", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rm:16:5" ] }, { "kind": "Fa", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Ra:10:5" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 861 }, { "mnemonic": "fnmadd", "aliases": [], "opcode": "0x1f200000", "mask": "0xff208000", "class": "FLOATDP3", "feature_set": "FP", "description": "Floating-point data-processing (3 source)", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Fm", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rm:16:5" ] }, { "kind": "Fa", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Ra:10:5" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 862 }, { "mnemonic": "fnmadd", "aliases": [], "opcode": "0x1fe00000", "mask": "0xffe08000", "class": "FLOATDP3", "feature_set": "FP_F16", "description": "Floating-point data-processing (3 source)", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Fm", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rm:16:5" ] }, { "kind": "Fa", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Ra:10:5" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 863 }, { "mnemonic": "fnmsub", "aliases": [], "opcode": "0x1f208000", "mask": "0xff208000", "class": "FLOATDP3", "feature_set": "FP", "description": "Floating-point data-processing (3 source)", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Fm", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rm:16:5" ] }, { "kind": "Fa", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Ra:10:5" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 864 }, { "mnemonic": "fnmsub", "aliases": [], "opcode": "0x1fe08000", "mask": "0xffe08000", "class": "FLOATDP3", "feature_set": "FP_F16", "description": "Floating-point data-processing (3 source)", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Fm", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rm:16:5" ] }, { "kind": "Fa", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Ra:10:5" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 865 }, { "mnemonic": "fmov", "aliases": [], "opcode": "0x1e201000", "mask": "0xff201fe0", "class": "FLOATIMM", "feature_set": "FP", "description": "Floating-point immediate", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "FPIMM", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "imm8:13:8" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 866 }, { "mnemonic": "fmov", "aliases": [], "opcode": "0x1ee01000", "mask": "0xffe01fe0", "class": "FLOATIMM", "feature_set": "FP_F16", "description": "Floating-point immediate", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "FPIMM", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "imm8:13:8" ] } ], "flags": "HAS_FPTYPE_FIELD", "index": 867 }, { "mnemonic": "fcsel", "aliases": [], "opcode": "0x1e200c00", "mask": "0xff200c00", "class": "FLOATSEL", "feature_set": "FP", "description": "Floating-point conditional select", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Fm", "class": "FP_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rm:16:5" ] }, { "kind": "COND", "class": "COND", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_FPTYPE_FIELD", "index": 868 }, { "mnemonic": "fcsel", "aliases": [], "opcode": "0x1ee00c00", "mask": "0xffe00c00", "class": "FLOATSEL", "feature_set": "FP_F16", "description": "Floating-point conditional select", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Fm", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rm:16:5" ] }, { "kind": "COND", "class": "COND", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_FPTYPE_FIELD", "index": 869 }, { "mnemonic": "strb", "aliases": [], "opcode": "0x38000400", "mask": "0xffe00400", "class": "LDST_IMM9", "feature_set": "V8", "description": "Load/store register (immediate indexed)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMM9", "class": "ADDRESS", "qualifiers": [ "S_B" ], "bit_fields": [ "imm9:12:9", "index:11:1" ] } ], "flags": "", "index": 870 }, { "mnemonic": "ldrb", "aliases": [], "opcode": "0x38400400", "mask": "0xffe00400", "class": "LDST_IMM9", "feature_set": "V8", "description": "Load/store register (immediate indexed)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMM9", "class": "ADDRESS", "qualifiers": [ "S_B" ], "bit_fields": [ "imm9:12:9", "index:11:1" ] } ], "flags": "", "index": 871 }, { "mnemonic": "ldrsb", "aliases": [], "opcode": "0x38800400", "mask": "0xffa00400", "class": "LDST_IMM9", "feature_set": "V8", "description": "Load/store register (immediate indexed)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMM9", "class": "ADDRESS", "qualifiers": [ "S_B", "S_B" ], "bit_fields": [ "imm9:12:9", "index:11:1" ] } ], "flags": "HAS_LDS_SIZE_IN_BIT_22", "index": 872 }, { "mnemonic": "str", "aliases": [], "opcode": "0x3c000400", "mask": "0x3f600400", "class": "LDST_IMM9", "feature_set": "V8", "description": "Load/store register (immediate indexed)", "operands": [ { "kind": "Ft", "class": "FP_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D", "S_Q" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMM9", "class": "ADDRESS", "qualifiers": [ "S_B", "S_H", "S_S", "S_D", "S_Q" ], "bit_fields": [ "imm9:12:9", "index:11:1" ] } ], "flags": "", "index": 873 }, { "mnemonic": "ldr", "aliases": [], "opcode": "0x3c400400", "mask": "0x3f600400", "class": "LDST_IMM9", "feature_set": "V8", "description": "Load/store register (immediate indexed)", "operands": [ { "kind": "Ft", "class": "FP_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D", "S_Q" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMM9", "class": "ADDRESS", "qualifiers": [ "S_B", "S_H", "S_S", "S_D", "S_Q" ], "bit_fields": [ "imm9:12:9", "index:11:1" ] } ], "flags": "", "index": 874 }, { "mnemonic": "strh", "aliases": [], "opcode": "0x78000400", "mask": "0xffe00400", "class": "LDST_IMM9", "feature_set": "V8", "description": "Load/store register (immediate indexed)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMM9", "class": "ADDRESS", "qualifiers": [ "S_H" ], "bit_fields": [ "imm9:12:9", "index:11:1" ] } ], "flags": "", "index": 875 }, { "mnemonic": "ldrh", "aliases": [], "opcode": "0x78400400", "mask": "0xffe00400", "class": "LDST_IMM9", "feature_set": "V8", "description": "Load/store register (immediate indexed)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMM9", "class": "ADDRESS", "qualifiers": [ "S_H" ], "bit_fields": [ "imm9:12:9", "index:11:1" ] } ], "flags": "", "index": 876 }, { "mnemonic": "ldrsh", "aliases": [], "opcode": "0x78800400", "mask": "0xffa00400", "class": "LDST_IMM9", "feature_set": "V8", "description": "Load/store register (immediate indexed)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMM9", "class": "ADDRESS", "qualifiers": [ "S_H", "S_H" ], "bit_fields": [ "imm9:12:9", "index:11:1" ] } ], "flags": "HAS_LDS_SIZE_IN_BIT_22", "index": 877 }, { "mnemonic": "str", "aliases": [], "opcode": "0xb8000400", "mask": "0xbfe00400", "class": "LDST_IMM9", "feature_set": "V8", "description": "Load/store register (immediate indexed)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMM9", "class": "ADDRESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "imm9:12:9", "index:11:1" ] } ], "flags": "HAS_ADVSIMV_GPRSIZE_IN_Q", "index": 878 }, { "mnemonic": "ldr", "aliases": [], "opcode": "0xb8400400", "mask": "0xbfe00400", "class": "LDST_IMM9", "feature_set": "V8", "description": "Load/store register (immediate indexed)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMM9", "class": "ADDRESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "imm9:12:9", "index:11:1" ] } ], "flags": "HAS_ADVSIMV_GPRSIZE_IN_Q", "index": 879 }, { "mnemonic": "ldrsw", "aliases": [], "opcode": "0xb8800400", "mask": "0xffe00400", "class": "LDST_IMM9", "feature_set": "V8", "description": "Load/store register (immediate indexed)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMM9", "class": "ADDRESS", "qualifiers": [ "S_S" ], "bit_fields": [ "imm9:12:9", "index:11:1" ] } ], "flags": "", "index": 880 }, { "mnemonic": "stg", "aliases": [], "opcode": "0xd9200800", "mask": "0xffe00c00", "class": "LDST_UNSCALED", "feature_set": "MEMTAG", "description": "Load/store register (unscaled immediate)", "operands": [ { "kind": "Rt_SP", "class": "INT_REG", "qualifiers": [ "X", "SP" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMM13", "class": "ADDRESS", "qualifiers": [ "imm_tag", "imm_tag" ], "bit_fields": [ "imm9:12:9", "index:11:1" ] } ], "flags": "", "index": 881 }, { "mnemonic": "stzg", "aliases": [], "opcode": "0xd9600800", "mask": "0xffe00c00", "class": "LDST_UNSCALED", "feature_set": "MEMTAG", "description": "Load/store register (unscaled immediate)", "operands": [ { "kind": "Rt_SP", "class": "INT_REG", "qualifiers": [ "X", "SP" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMM13", "class": "ADDRESS", "qualifiers": [ "imm_tag", "imm_tag" ], "bit_fields": [ "imm9:12:9", "index:11:1" ] } ], "flags": "", "index": 882 }, { "mnemonic": "st2g", "aliases": [], "opcode": "0xd9a00800", "mask": "0xffe00c00", "class": "LDST_UNSCALED", "feature_set": "MEMTAG", "description": "Load/store register (unscaled immediate)", "operands": [ { "kind": "Rt_SP", "class": "INT_REG", "qualifiers": [ "X", "SP" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMM13", "class": "ADDRESS", "qualifiers": [ "imm_tag", "imm_tag" ], "bit_fields": [ "imm9:12:9", "index:11:1" ] } ], "flags": "", "index": 883 }, { "mnemonic": "stz2g", "aliases": [], "opcode": "0xd9e00800", "mask": "0xffe00c00", "class": "LDST_UNSCALED", "feature_set": "MEMTAG", "description": "Load/store register (unscaled immediate)", "operands": [ { "kind": "Rt_SP", "class": "INT_REG", "qualifiers": [ "X", "SP" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMM13", "class": "ADDRESS", "qualifiers": [ "imm_tag", "imm_tag" ], "bit_fields": [ "imm9:12:9", "index:11:1" ] } ], "flags": "HAS_SF_FIELD", "index": 884 }, { "mnemonic": "stg", "aliases": [], "opcode": "0xd9200400", "mask": "0xffe00400", "class": "LDST_IMM9", "feature_set": "MEMTAG", "description": "Load/store register (immediate indexed)", "operands": [ { "kind": "Rt_SP", "class": "INT_REG", "qualifiers": [ "X", "SP" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMM13", "class": "ADDRESS", "qualifiers": [ "imm_tag", "imm_tag" ], "bit_fields": [ "imm9:12:9", "index:11:1" ] } ], "flags": "", "index": 885 }, { "mnemonic": "stzg", "aliases": [], "opcode": "0xd9600400", "mask": "0xffe00400", "class": "LDST_IMM9", "feature_set": "MEMTAG", "description": "Load/store register (immediate indexed)", "operands": [ { "kind": "Rt_SP", "class": "INT_REG", "qualifiers": [ "X", "SP" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMM13", "class": "ADDRESS", "qualifiers": [ "imm_tag", "imm_tag" ], "bit_fields": [ "imm9:12:9", "index:11:1" ] } ], "flags": "", "index": 886 }, { "mnemonic": "st2g", "aliases": [], "opcode": "0xd9a00400", "mask": "0xffe00400", "class": "LDST_IMM9", "feature_set": "MEMTAG", "description": "Load/store register (immediate indexed)", "operands": [ { "kind": "Rt_SP", "class": "INT_REG", "qualifiers": [ "X", "SP" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMM13", "class": "ADDRESS", "qualifiers": [ "imm_tag", "imm_tag" ], "bit_fields": [ "imm9:12:9", "index:11:1" ] } ], "flags": "", "index": 887 }, { "mnemonic": "stz2g", "aliases": [], "opcode": "0xd9e00400", "mask": "0xffe00400", "class": "LDST_IMM9", "feature_set": "MEMTAG", "description": "Load/store register (immediate indexed)", "operands": [ { "kind": "Rt_SP", "class": "INT_REG", "qualifiers": [ "X", "SP" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMM13", "class": "ADDRESS", "qualifiers": [ "imm_tag", "imm_tag" ], "bit_fields": [ "imm9:12:9", "index:11:1" ] } ], "flags": "HAS_SF_FIELD", "index": 888 }, { "mnemonic": "strb", "aliases": [], "opcode": "0x39000000", "mask": "0xffc00000", "class": "LDST_POS", "feature_set": "V8", "description": "Load/store register (unsigned immediate)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_UIMM12", "class": "ADDRESS", "qualifiers": [ "S_B" ], "bit_fields": [ "Rn:5:5", "imm12:10:12" ] } ], "flags": "", "index": 889 }, { "mnemonic": "ldrb", "aliases": [], "opcode": "0x39400000", "mask": "0xffc00000", "class": "LDST_POS", "feature_set": "V8", "description": "Load/store register (unsigned immediate)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_UIMM12", "class": "ADDRESS", "qualifiers": [ "S_B" ], "bit_fields": [ "Rn:5:5", "imm12:10:12" ] } ], "flags": "", "index": 890 }, { "mnemonic": "ldrsb", "aliases": [], "opcode": "0x39800000", "mask": "0xff800000", "class": "LDST_POS", "feature_set": "V8", "description": "Load/store register (unsigned immediate)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_UIMM12", "class": "ADDRESS", "qualifiers": [ "S_B", "S_B" ], "bit_fields": [ "Rn:5:5", "imm12:10:12" ] } ], "flags": "HAS_LDS_SIZE_IN_BIT_22", "index": 891 }, { "mnemonic": "str", "aliases": [], "opcode": "0x3d000000", "mask": "0x3f400000", "class": "LDST_POS", "feature_set": "V8", "description": "Load/store register (unsigned immediate)", "operands": [ { "kind": "Ft", "class": "FP_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D", "S_Q" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_UIMM12", "class": "ADDRESS", "qualifiers": [ "S_B", "S_H", "S_S", "S_D", "S_Q" ], "bit_fields": [ "Rn:5:5", "imm12:10:12" ] } ], "flags": "", "index": 892 }, { "mnemonic": "ldr", "aliases": [], "opcode": "0x3d400000", "mask": "0x3f400000", "class": "LDST_POS", "feature_set": "V8", "description": "Load/store register (unsigned immediate)", "operands": [ { "kind": "Ft", "class": "FP_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D", "S_Q" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_UIMM12", "class": "ADDRESS", "qualifiers": [ "S_B", "S_H", "S_S", "S_D", "S_Q" ], "bit_fields": [ "Rn:5:5", "imm12:10:12" ] } ], "flags": "", "index": 893 }, { "mnemonic": "strh", "aliases": [], "opcode": "0x79000000", "mask": "0xffc00000", "class": "LDST_POS", "feature_set": "V8", "description": "Load/store register (unsigned immediate)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_UIMM12", "class": "ADDRESS", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5", "imm12:10:12" ] } ], "flags": "", "index": 894 }, { "mnemonic": "ldrh", "aliases": [], "opcode": "0x79400000", "mask": "0xffc00000", "class": "LDST_POS", "feature_set": "V8", "description": "Load/store register (unsigned immediate)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_UIMM12", "class": "ADDRESS", "qualifiers": [ "S_H" ], "bit_fields": [ "Rn:5:5", "imm12:10:12" ] } ], "flags": "", "index": 895 }, { "mnemonic": "ldrsh", "aliases": [], "opcode": "0x79800000", "mask": "0xff800000", "class": "LDST_POS", "feature_set": "V8", "description": "Load/store register (unsigned immediate)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_UIMM12", "class": "ADDRESS", "qualifiers": [ "S_H", "S_H" ], "bit_fields": [ "Rn:5:5", "imm12:10:12" ] } ], "flags": "HAS_LDS_SIZE_IN_BIT_22", "index": 896 }, { "mnemonic": "str", "aliases": [], "opcode": "0xb9000000", "mask": "0xbfc00000", "class": "LDST_POS", "feature_set": "V8", "description": "Load/store register (unsigned immediate)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_UIMM12", "class": "ADDRESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5", "imm12:10:12" ] } ], "flags": "HAS_ADVSIMV_GPRSIZE_IN_Q", "index": 897 }, { "mnemonic": "ldr", "aliases": [], "opcode": "0xb9400000", "mask": "0xbfc00000", "class": "LDST_POS", "feature_set": "V8", "description": "Load/store register (unsigned immediate)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_UIMM12", "class": "ADDRESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "Rn:5:5", "imm12:10:12" ] } ], "flags": "HAS_ADVSIMV_GPRSIZE_IN_Q", "index": 898 }, { "mnemonic": "ldrsw", "aliases": [], "opcode": "0xb9800000", "mask": "0xffc00000", "class": "LDST_POS", "feature_set": "V8", "description": "Load/store register (unsigned immediate)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_UIMM12", "class": "ADDRESS", "qualifiers": [ "S_S" ], "bit_fields": [ "Rn:5:5", "imm12:10:12" ] } ], "flags": "", "index": 899 }, { "mnemonic": "prfm", "aliases": [], "opcode": "0xf9800000", "mask": "0xffc00000", "class": "LDST_POS", "feature_set": "V8", "description": "Load/store register (unsigned immediate)", "operands": [ { "kind": "PRFOP", "class": "SYSTEM", "qualifiers": [], "bit_fields": [] }, { "kind": "ADDR_UIMM12", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "imm12:10:12" ] } ], "flags": "", "index": 900 }, { "mnemonic": "strb", "aliases": [], "opcode": "0x38200800", "mask": "0xffe00c00", "class": "LDST_REGOFF", "feature_set": "V8", "description": "Load/store register (register offset)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_REGOFF", "class": "ADDRESS", "qualifiers": [ "S_B" ], "bit_fields": [] } ], "flags": "", "index": 901 }, { "mnemonic": "ldrb", "aliases": [], "opcode": "0x38600800", "mask": "0xffe00c00", "class": "LDST_REGOFF", "feature_set": "V8", "description": "Load/store register (register offset)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_REGOFF", "class": "ADDRESS", "qualifiers": [ "S_B" ], "bit_fields": [] } ], "flags": "", "index": 902 }, { "mnemonic": "ldrsb", "aliases": [], "opcode": "0x38a00800", "mask": "0xffa00c00", "class": "LDST_REGOFF", "feature_set": "V8", "description": "Load/store register (register offset)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_REGOFF", "class": "ADDRESS", "qualifiers": [ "S_B", "S_B" ], "bit_fields": [] } ], "flags": "HAS_LDS_SIZE_IN_BIT_22", "index": 903 }, { "mnemonic": "str", "aliases": [], "opcode": "0x3c200800", "mask": "0x3f600c00", "class": "LDST_REGOFF", "feature_set": "V8", "description": "Load/store register (register offset)", "operands": [ { "kind": "Ft", "class": "FP_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D", "S_Q" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_REGOFF", "class": "ADDRESS", "qualifiers": [ "S_B", "S_H", "S_S", "S_D", "S_Q" ], "bit_fields": [] } ], "flags": "", "index": 904 }, { "mnemonic": "ldr", "aliases": [], "opcode": "0x3c600800", "mask": "0x3f600c00", "class": "LDST_REGOFF", "feature_set": "V8", "description": "Load/store register (register offset)", "operands": [ { "kind": "Ft", "class": "FP_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D", "S_Q" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_REGOFF", "class": "ADDRESS", "qualifiers": [ "S_B", "S_H", "S_S", "S_D", "S_Q" ], "bit_fields": [] } ], "flags": "", "index": 905 }, { "mnemonic": "strh", "aliases": [], "opcode": "0x78200800", "mask": "0xffe00c00", "class": "LDST_REGOFF", "feature_set": "V8", "description": "Load/store register (register offset)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_REGOFF", "class": "ADDRESS", "qualifiers": [ "S_H" ], "bit_fields": [] } ], "flags": "", "index": 906 }, { "mnemonic": "ldrh", "aliases": [], "opcode": "0x78600800", "mask": "0xffe00c00", "class": "LDST_REGOFF", "feature_set": "V8", "description": "Load/store register (register offset)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_REGOFF", "class": "ADDRESS", "qualifiers": [ "S_H" ], "bit_fields": [] } ], "flags": "", "index": 907 }, { "mnemonic": "ldrsh", "aliases": [], "opcode": "0x78a00800", "mask": "0xffa00c00", "class": "LDST_REGOFF", "feature_set": "V8", "description": "Load/store register (register offset)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_REGOFF", "class": "ADDRESS", "qualifiers": [ "S_H", "S_H" ], "bit_fields": [] } ], "flags": "HAS_LDS_SIZE_IN_BIT_22", "index": 908 }, { "mnemonic": "str", "aliases": [], "opcode": "0xb8200800", "mask": "0xbfe00c00", "class": "LDST_REGOFF", "feature_set": "V8", "description": "Load/store register (register offset)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_REGOFF", "class": "ADDRESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [] } ], "flags": "HAS_ADVSIMV_GPRSIZE_IN_Q", "index": 909 }, { "mnemonic": "ldr", "aliases": [], "opcode": "0xb8600800", "mask": "0xbfe00c00", "class": "LDST_REGOFF", "feature_set": "V8", "description": "Load/store register (register offset)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_REGOFF", "class": "ADDRESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [] } ], "flags": "HAS_ADVSIMV_GPRSIZE_IN_Q", "index": 910 }, { "mnemonic": "ldrsw", "aliases": [], "opcode": "0xb8a00800", "mask": "0xffe00c00", "class": "LDST_REGOFF", "feature_set": "V8", "description": "Load/store register (register offset)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_REGOFF", "class": "ADDRESS", "qualifiers": [ "S_S" ], "bit_fields": [] } ], "flags": "", "index": 911 }, { "mnemonic": "prfm", "aliases": [], "opcode": "0xf8a00800", "mask": "0xffe00c00", "class": "LDST_REGOFF", "feature_set": "V8", "description": "Load/store register (register offset)", "operands": [ { "kind": "PRFOP", "class": "SYSTEM", "qualifiers": [], "bit_fields": [] }, { "kind": "ADDR_REGOFF", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 912 }, { "mnemonic": "sttrb", "aliases": [], "opcode": "0x38000800", "mask": "0xffe00c00", "class": "LDST_UNPRIV", "feature_set": "V8", "description": "Load/store register (unprivileged)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMM9", "class": "ADDRESS", "qualifiers": [ "S_B" ], "bit_fields": [ "imm9:12:9", "index:11:1" ] } ], "flags": "", "index": 913 }, { "mnemonic": "ldtrb", "aliases": [], "opcode": "0x38400800", "mask": "0xffe00c00", "class": "LDST_UNPRIV", "feature_set": "V8", "description": "Load/store register (unprivileged)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMM9", "class": "ADDRESS", "qualifiers": [ "S_B" ], "bit_fields": [ "imm9:12:9", "index:11:1" ] } ], "flags": "", "index": 914 }, { "mnemonic": "ldtrsb", "aliases": [], "opcode": "0x38800800", "mask": "0xffa00c00", "class": "LDST_UNPRIV", "feature_set": "V8", "description": "Load/store register (unprivileged)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMM9", "class": "ADDRESS", "qualifiers": [ "S_B", "S_B" ], "bit_fields": [ "imm9:12:9", "index:11:1" ] } ], "flags": "HAS_LDS_SIZE_IN_BIT_22", "index": 915 }, { "mnemonic": "sttrh", "aliases": [], "opcode": "0x78000800", "mask": "0xffe00c00", "class": "LDST_UNPRIV", "feature_set": "V8", "description": "Load/store register (unprivileged)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMM9", "class": "ADDRESS", "qualifiers": [ "S_H" ], "bit_fields": [ "imm9:12:9", "index:11:1" ] } ], "flags": "", "index": 916 }, { "mnemonic": "ldtrh", "aliases": [], "opcode": "0x78400800", "mask": "0xffe00c00", "class": "LDST_UNPRIV", "feature_set": "V8", "description": "Load/store register (unprivileged)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMM9", "class": "ADDRESS", "qualifiers": [ "S_H" ], "bit_fields": [ "imm9:12:9", "index:11:1" ] } ], "flags": "", "index": 917 }, { "mnemonic": "ldtrsh", "aliases": [], "opcode": "0x78800800", "mask": "0xffa00c00", "class": "LDST_UNPRIV", "feature_set": "V8", "description": "Load/store register (unprivileged)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMM9", "class": "ADDRESS", "qualifiers": [ "S_H", "S_H" ], "bit_fields": [ "imm9:12:9", "index:11:1" ] } ], "flags": "HAS_LDS_SIZE_IN_BIT_22", "index": 918 }, { "mnemonic": "sttr", "aliases": [], "opcode": "0xb8000800", "mask": "0xbfe00c00", "class": "LDST_UNPRIV", "feature_set": "V8", "description": "Load/store register (unprivileged)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMM9", "class": "ADDRESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "imm9:12:9", "index:11:1" ] } ], "flags": "HAS_ADVSIMV_GPRSIZE_IN_Q", "index": 919 }, { "mnemonic": "ldtr", "aliases": [], "opcode": "0xb8400800", "mask": "0xbfe00c00", "class": "LDST_UNPRIV", "feature_set": "V8", "description": "Load/store register (unprivileged)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMM9", "class": "ADDRESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "imm9:12:9", "index:11:1" ] } ], "flags": "HAS_ADVSIMV_GPRSIZE_IN_Q", "index": 920 }, { "mnemonic": "ldtrsw", "aliases": [], "opcode": "0xb8800800", "mask": "0xffe00c00", "class": "LDST_UNPRIV", "feature_set": "V8", "description": "Load/store register (unprivileged)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMM9", "class": "ADDRESS", "qualifiers": [ "S_S" ], "bit_fields": [ "imm9:12:9", "index:11:1" ] } ], "flags": "", "index": 921 }, { "mnemonic": "sturb", "aliases": [], "opcode": "0x38000000", "mask": "0xffe00c00", "class": "LDST_UNSCALED", "feature_set": "V8", "description": "Load/store register (unscaled immediate)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMM9", "class": "ADDRESS", "qualifiers": [ "S_B" ], "bit_fields": [ "imm9:12:9", "index:11:1" ] } ], "flags": "", "index": 922 }, { "mnemonic": "ldurb", "aliases": [], "opcode": "0x38400000", "mask": "0xffe00c00", "class": "LDST_UNSCALED", "feature_set": "V8", "description": "Load/store register (unscaled immediate)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMM9", "class": "ADDRESS", "qualifiers": [ "S_B" ], "bit_fields": [ "imm9:12:9", "index:11:1" ] } ], "flags": "", "index": 923 }, { "mnemonic": "ldursb", "aliases": [], "opcode": "0x38800000", "mask": "0xffa00c00", "class": "LDST_UNSCALED", "feature_set": "V8", "description": "Load/store register (unscaled immediate)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMM9", "class": "ADDRESS", "qualifiers": [ "S_B", "S_B" ], "bit_fields": [ "imm9:12:9", "index:11:1" ] } ], "flags": "HAS_LDS_SIZE_IN_BIT_22", "index": 924 }, { "mnemonic": "stur", "aliases": [], "opcode": "0x3c000000", "mask": "0x3f600c00", "class": "LDST_UNSCALED", "feature_set": "V8", "description": "Load/store register (unscaled immediate)", "operands": [ { "kind": "Ft", "class": "FP_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D", "S_Q" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMM9", "class": "ADDRESS", "qualifiers": [ "S_B", "S_H", "S_S", "S_D", "S_Q" ], "bit_fields": [ "imm9:12:9", "index:11:1" ] } ], "flags": "", "index": 925 }, { "mnemonic": "ldur", "aliases": [], "opcode": "0x3c400000", "mask": "0x3f600c00", "class": "LDST_UNSCALED", "feature_set": "V8", "description": "Load/store register (unscaled immediate)", "operands": [ { "kind": "Ft", "class": "FP_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D", "S_Q" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMM9", "class": "ADDRESS", "qualifiers": [ "S_B", "S_H", "S_S", "S_D", "S_Q" ], "bit_fields": [ "imm9:12:9", "index:11:1" ] } ], "flags": "", "index": 926 }, { "mnemonic": "sturh", "aliases": [], "opcode": "0x78000000", "mask": "0xffe00c00", "class": "LDST_UNSCALED", "feature_set": "V8", "description": "Load/store register (unscaled immediate)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMM9", "class": "ADDRESS", "qualifiers": [ "S_H" ], "bit_fields": [ "imm9:12:9", "index:11:1" ] } ], "flags": "", "index": 927 }, { "mnemonic": "ldurh", "aliases": [], "opcode": "0x78400000", "mask": "0xffe00c00", "class": "LDST_UNSCALED", "feature_set": "V8", "description": "Load/store register (unscaled immediate)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMM9", "class": "ADDRESS", "qualifiers": [ "S_H" ], "bit_fields": [ "imm9:12:9", "index:11:1" ] } ], "flags": "", "index": 928 }, { "mnemonic": "ldursh", "aliases": [], "opcode": "0x78800000", "mask": "0xffa00c00", "class": "LDST_UNSCALED", "feature_set": "V8", "description": "Load/store register (unscaled immediate)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMM9", "class": "ADDRESS", "qualifiers": [ "S_H", "S_H" ], "bit_fields": [ "imm9:12:9", "index:11:1" ] } ], "flags": "HAS_LDS_SIZE_IN_BIT_22", "index": 929 }, { "mnemonic": "stur", "aliases": [], "opcode": "0xb8000000", "mask": "0xbfe00c00", "class": "LDST_UNSCALED", "feature_set": "V8", "description": "Load/store register (unscaled immediate)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMM9", "class": "ADDRESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "imm9:12:9", "index:11:1" ] } ], "flags": "HAS_ADVSIMV_GPRSIZE_IN_Q", "index": 930 }, { "mnemonic": "ldur", "aliases": [], "opcode": "0xb8400000", "mask": "0xbfe00c00", "class": "LDST_UNSCALED", "feature_set": "V8", "description": "Load/store register (unscaled immediate)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMM9", "class": "ADDRESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "imm9:12:9", "index:11:1" ] } ], "flags": "HAS_ADVSIMV_GPRSIZE_IN_Q", "index": 931 }, { "mnemonic": "ldursw", "aliases": [], "opcode": "0xb8800000", "mask": "0xffe00c00", "class": "LDST_UNSCALED", "feature_set": "V8", "description": "Load/store register (unscaled immediate)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMM9", "class": "ADDRESS", "qualifiers": [ "S_S" ], "bit_fields": [ "imm9:12:9", "index:11:1" ] } ], "flags": "", "index": 932 }, { "mnemonic": "prfum", "aliases": [], "opcode": "0xf8800000", "mask": "0xffe00c00", "class": "LDST_UNSCALED", "feature_set": "V8", "description": "Load/store register (unscaled immediate)", "operands": [ { "kind": "PRFOP", "class": "SYSTEM", "qualifiers": [], "bit_fields": [] }, { "kind": "ADDR_SIMM9", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "imm9:12:9", "index:11:1" ] } ], "flags": "", "index": 933 }, { "mnemonic": "ldg", "aliases": [], "opcode": "0xd9600000", "mask": "0xffe00c00", "class": "LDST_UNSCALED", "feature_set": "MEMTAG", "description": "Load/store register (unscaled immediate)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMM13", "class": "ADDRESS", "qualifiers": [ "imm_tag" ], "bit_fields": [ "imm9:12:9", "index:11:1" ] } ], "flags": "", "index": 934 }, { "mnemonic": "ldraa", "aliases": [], "opcode": "0xf8200400", "mask": "0xffa00400", "class": "LDST_IMM10", "feature_set": "PAC", "description": "Load/store register (scaled signed immediate)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMM10", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "S_imm10:22:1", "imm9:12:9", "index:11:1" ] } ], "flags": "", "index": 935 }, { "mnemonic": "ldrab", "aliases": [], "opcode": "0xf8a00400", "mask": "0xffa00400", "class": "LDST_IMM10", "feature_set": "PAC", "description": "Load/store register (scaled signed immediate)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMM10", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "S_imm10:22:1", "imm9:12:9", "index:11:1" ] } ], "flags": "", "index": 936 }, { "mnemonic": "stxrb", "aliases": [], "opcode": "0x08007c00", "mask": "0xffe0fc00", "class": "LDSTEXCL", "feature_set": "V8", "description": "Load/store exclusive", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 937 }, { "mnemonic": "stlxrb", "aliases": [], "opcode": "0x0800fc00", "mask": "0xffe0fc00", "class": "LDSTEXCL", "feature_set": "V8", "description": "Load/store exclusive", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 938 }, { "mnemonic": "ldxrb", "aliases": [], "opcode": "0x085f7c00", "mask": "0xfffffc00", "class": "LDSTEXCL", "feature_set": "V8", "description": "Load/store exclusive", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 939 }, { "mnemonic": "ldaxrb", "aliases": [], "opcode": "0x085ffc00", "mask": "0xfffffc00", "class": "LDSTEXCL", "feature_set": "V8", "description": "Load/store exclusive", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 940 }, { "mnemonic": "stlrb", "aliases": [], "opcode": "0x089ffc00", "mask": "0xfffffc00", "class": "LDSTEXCL", "feature_set": "V8", "description": "Load/store exclusive", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 941 }, { "mnemonic": "ldarb", "aliases": [], "opcode": "0x08dffc00", "mask": "0xfffffc00", "class": "LDSTEXCL", "feature_set": "V8", "description": "Load/store exclusive", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 942 }, { "mnemonic": "stxrh", "aliases": [], "opcode": "0x48007c00", "mask": "0xffe0fc00", "class": "LDSTEXCL", "feature_set": "V8", "description": "Load/store exclusive", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 943 }, { "mnemonic": "stlxrh", "aliases": [], "opcode": "0x4800fc00", "mask": "0xffe0fc00", "class": "LDSTEXCL", "feature_set": "V8", "description": "Load/store exclusive", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 944 }, { "mnemonic": "ldxrh", "aliases": [], "opcode": "0x485f7c00", "mask": "0xfffffc00", "class": "LDSTEXCL", "feature_set": "V8", "description": "Load/store exclusive", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 945 }, { "mnemonic": "ldaxrh", "aliases": [], "opcode": "0x485ffc00", "mask": "0xfffffc00", "class": "LDSTEXCL", "feature_set": "V8", "description": "Load/store exclusive", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 946 }, { "mnemonic": "stlrh", "aliases": [], "opcode": "0x489ffc00", "mask": "0xfffffc00", "class": "LDSTEXCL", "feature_set": "V8", "description": "Load/store exclusive", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 947 }, { "mnemonic": "ldarh", "aliases": [], "opcode": "0x48dffc00", "mask": "0xfffffc00", "class": "LDSTEXCL", "feature_set": "V8", "description": "Load/store exclusive", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 948 }, { "mnemonic": "stxr", "aliases": [], "opcode": "0x88007c00", "mask": "0xbfe0fc00", "class": "LDSTEXCL", "feature_set": "V8", "description": "Load/store exclusive", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ADVSIMV_GPRSIZE_IN_Q", "index": 949 }, { "mnemonic": "stlxr", "aliases": [], "opcode": "0x8800fc00", "mask": "0xbfe0fc00", "class": "LDSTEXCL", "feature_set": "V8", "description": "Load/store exclusive", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ADVSIMV_GPRSIZE_IN_Q", "index": 950 }, { "mnemonic": "stxp", "aliases": [], "opcode": "0x88200000", "mask": "0xbfe08000", "class": "LDSTEXCL", "feature_set": "V8", "description": "Load/store exclusive", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "Rt2", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt2:10:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ADVSIMV_GPRSIZE_IN_Q", "index": 951 }, { "mnemonic": "stlxp", "aliases": [], "opcode": "0x88208000", "mask": "0xbfe08000", "class": "LDSTEXCL", "feature_set": "V8", "description": "Load/store exclusive", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "Rt2", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt2:10:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ADVSIMV_GPRSIZE_IN_Q", "index": 952 }, { "mnemonic": "ldxr", "aliases": [], "opcode": "0x885f7c00", "mask": "0xbffffc00", "class": "LDSTEXCL", "feature_set": "V8", "description": "Load/store exclusive", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ADVSIMV_GPRSIZE_IN_Q", "index": 953 }, { "mnemonic": "ldaxr", "aliases": [], "opcode": "0x885ffc00", "mask": "0xbffffc00", "class": "LDSTEXCL", "feature_set": "V8", "description": "Load/store exclusive", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ADVSIMV_GPRSIZE_IN_Q", "index": 954 }, { "mnemonic": "ldxp", "aliases": [], "opcode": "0x887f0000", "mask": "0xbfff8000", "class": "LDSTEXCL", "feature_set": "V8", "description": "Load/store exclusive", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "Rt2", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt2:10:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ADVSIMV_GPRSIZE_IN_Q", "index": 955 }, { "mnemonic": "ldaxp", "aliases": [], "opcode": "0x887f8000", "mask": "0xbfff8000", "class": "LDSTEXCL", "feature_set": "V8", "description": "Load/store exclusive", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "Rt2", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt2:10:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ADVSIMV_GPRSIZE_IN_Q", "index": 956 }, { "mnemonic": "stlr", "aliases": [], "opcode": "0x889ffc00", "mask": "0xbffffc00", "class": "LDSTEXCL", "feature_set": "V8", "description": "Load/store exclusive", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ADVSIMV_GPRSIZE_IN_Q", "index": 957 }, { "mnemonic": "ldar", "aliases": [], "opcode": "0x88dffc00", "mask": "0xbffffc00", "class": "LDSTEXCL", "feature_set": "V8", "description": "Load/store exclusive", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ADVSIMV_GPRSIZE_IN_Q", "index": 958 }, { "mnemonic": "ldaprb", "aliases": [], "opcode": "0x38bfc000", "mask": "0xfffffc00", "class": "LDSTEXCL", "feature_set": "RCPC", "description": "Load/store exclusive", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 959 }, { "mnemonic": "ldaprh", "aliases": [], "opcode": "0x78bfc000", "mask": "0xfffffc00", "class": "LDSTEXCL", "feature_set": "RCPC", "description": "Load/store exclusive", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 960 }, { "mnemonic": "ldapr", "aliases": [], "opcode": "0xb8bfc000", "mask": "0xbffffc00", "class": "LDSTEXCL", "feature_set": "RCPC", "description": "Load/store exclusive", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ADVSIMV_GPRSIZE_IN_Q", "index": 961 }, { "mnemonic": "ldgm", "aliases": [], "opcode": "0xd9e00000", "mask": "0xfffffc00", "class": "LDSTEXCL", "feature_set": "MEMTAG", "description": "Load/store exclusive", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 962 }, { "mnemonic": "stgm", "aliases": [], "opcode": "0xd9a00000", "mask": "0xfffffc00", "class": "LDSTEXCL", "feature_set": "MEMTAG", "description": "Load/store exclusive", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 963 }, { "mnemonic": "stzgm", "aliases": [], "opcode": "0xd9200000", "mask": "0xfffffc00", "class": "LDSTEXCL", "feature_set": "MEMTAG", "description": "Load/store exclusive", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 964 }, { "mnemonic": "ldlar", "aliases": [], "opcode": "0x88df7c00", "mask": "0xbffffc00", "class": "LDSTEXCL", "feature_set": "LOR", "description": "Load/store exclusive", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ADVSIMV_GPRSIZE_IN_Q", "index": 965 }, { "mnemonic": "ldlarb", "aliases": [], "opcode": "0x08df7c00", "mask": "0xfffffc00", "class": "LDSTEXCL", "feature_set": "LOR", "description": "Load/store exclusive", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 966 }, { "mnemonic": "ldlarh", "aliases": [], "opcode": "0x48df7c00", "mask": "0xfffffc00", "class": "LDSTEXCL", "feature_set": "LOR", "description": "Load/store exclusive", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 967 }, { "mnemonic": "stllr", "aliases": [], "opcode": "0x889f7c00", "mask": "0xbffffc00", "class": "LDSTEXCL", "feature_set": "LOR", "description": "Load/store exclusive", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ADVSIMV_GPRSIZE_IN_Q", "index": 968 }, { "mnemonic": "stllrb", "aliases": [], "opcode": "0x089f7c00", "mask": "0xfffffc00", "class": "LDSTEXCL", "feature_set": "LOR", "description": "Load/store exclusive", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 969 }, { "mnemonic": "stllrh", "aliases": [], "opcode": "0x489f7c00", "mask": "0xfffffc00", "class": "LDSTEXCL", "feature_set": "LOR", "description": "Load/store exclusive", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 970 }, { "mnemonic": "stnp", "aliases": [], "opcode": "0x28000000", "mask": "0x7fc00000", "class": "LDSTNAPAIR_OFFS", "feature_set": "V8", "description": "Load/store no-allocate pair (offset)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "Rt2", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt2:10:5" ] }, { "kind": "ADDR_SIMM7", "class": "ADDRESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "imm7:15:7", "index2:24:1" ] } ], "flags": "HAS_SF_FIELD", "index": 971 }, { "mnemonic": "ldnp", "aliases": [], "opcode": "0x28400000", "mask": "0x7fc00000", "class": "LDSTNAPAIR_OFFS", "feature_set": "V8", "description": "Load/store no-allocate pair (offset)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "Rt2", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt2:10:5" ] }, { "kind": "ADDR_SIMM7", "class": "ADDRESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "imm7:15:7", "index2:24:1" ] } ], "flags": "HAS_SF_FIELD", "index": 972 }, { "mnemonic": "stnp", "aliases": [], "opcode": "0x2c000000", "mask": "0x3fc00000", "class": "LDSTNAPAIR_OFFS", "feature_set": "V8", "description": "Load/store no-allocate pair (offset)", "operands": [ { "kind": "Ft", "class": "FP_REG", "qualifiers": [ "S_S", "S_D", "S_Q" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "Ft2", "class": "FP_REG", "qualifiers": [ "S_S", "S_D", "S_Q" ], "bit_fields": [ "Rt2:10:5" ] }, { "kind": "ADDR_SIMM7", "class": "ADDRESS", "qualifiers": [ "S_S", "S_D", "S_Q" ], "bit_fields": [ "imm7:15:7", "index2:24:1" ] } ], "flags": "", "index": 973 }, { "mnemonic": "ldnp", "aliases": [], "opcode": "0x2c400000", "mask": "0x3fc00000", "class": "LDSTNAPAIR_OFFS", "feature_set": "V8", "description": "Load/store no-allocate pair (offset)", "operands": [ { "kind": "Ft", "class": "FP_REG", "qualifiers": [ "S_S", "S_D", "S_Q" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "Ft2", "class": "FP_REG", "qualifiers": [ "S_S", "S_D", "S_Q" ], "bit_fields": [ "Rt2:10:5" ] }, { "kind": "ADDR_SIMM7", "class": "ADDRESS", "qualifiers": [ "S_S", "S_D", "S_Q" ], "bit_fields": [ "imm7:15:7", "index2:24:1" ] } ], "flags": "", "index": 974 }, { "mnemonic": "stp", "aliases": [], "opcode": "0x29000000", "mask": "0x7fc00000", "class": "LDSTPAIR_OFF", "feature_set": "V8", "description": "Load/store register pair (offset)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "Rt2", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt2:10:5" ] }, { "kind": "ADDR_SIMM7", "class": "ADDRESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "imm7:15:7", "index2:24:1" ] } ], "flags": "HAS_SF_FIELD", "index": 975 }, { "mnemonic": "ldp", "aliases": [], "opcode": "0x29400000", "mask": "0x7fc00000", "class": "LDSTPAIR_OFF", "feature_set": "V8", "description": "Load/store register pair (offset)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "Rt2", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt2:10:5" ] }, { "kind": "ADDR_SIMM7", "class": "ADDRESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "imm7:15:7", "index2:24:1" ] } ], "flags": "HAS_SF_FIELD", "index": 976 }, { "mnemonic": "stp", "aliases": [], "opcode": "0x2d000000", "mask": "0x3fc00000", "class": "LDSTPAIR_OFF", "feature_set": "V8", "description": "Load/store register pair (offset)", "operands": [ { "kind": "Ft", "class": "FP_REG", "qualifiers": [ "S_S", "S_D", "S_Q" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "Ft2", "class": "FP_REG", "qualifiers": [ "S_S", "S_D", "S_Q" ], "bit_fields": [ "Rt2:10:5" ] }, { "kind": "ADDR_SIMM7", "class": "ADDRESS", "qualifiers": [ "S_S", "S_D", "S_Q" ], "bit_fields": [ "imm7:15:7", "index2:24:1" ] } ], "flags": "", "index": 977 }, { "mnemonic": "ldp", "aliases": [], "opcode": "0x2d400000", "mask": "0x3fc00000", "class": "LDSTPAIR_OFF", "feature_set": "V8", "description": "Load/store register pair (offset)", "operands": [ { "kind": "Ft", "class": "FP_REG", "qualifiers": [ "S_S", "S_D", "S_Q" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "Ft2", "class": "FP_REG", "qualifiers": [ "S_S", "S_D", "S_Q" ], "bit_fields": [ "Rt2:10:5" ] }, { "kind": "ADDR_SIMM7", "class": "ADDRESS", "qualifiers": [ "S_S", "S_D", "S_Q" ], "bit_fields": [ "imm7:15:7", "index2:24:1" ] } ], "flags": "", "index": 978 }, { "mnemonic": "ldpsw", "aliases": [], "opcode": "0x69400000", "mask": "0xffc00000", "class": "LDSTPAIR_OFF", "feature_set": "V8", "description": "Load/store register pair (offset)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "Rt2", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt2:10:5" ] }, { "kind": "ADDR_SIMM7", "class": "ADDRESS", "qualifiers": [ "S_S" ], "bit_fields": [ "imm7:15:7", "index2:24:1" ] } ], "flags": "", "index": 979 }, { "mnemonic": "stgp", "aliases": [], "opcode": "0x69000000", "mask": "0xffc00000", "class": "LDSTPAIR_OFF", "feature_set": "MEMTAG", "description": "Load/store register pair (offset)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "Rt2", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt2:10:5" ] }, { "kind": "ADDR_SIMM11", "class": "ADDRESS", "qualifiers": [ "imm_tag" ], "bit_fields": [ "imm7:15:7", "index2:24:1" ] } ], "flags": "", "index": 980 }, { "mnemonic": "stp", "aliases": [], "opcode": "0x28800000", "mask": "0x7ec00000", "class": "LDSTPAIR_INDEXED", "feature_set": "V8", "description": "Load/store register pair (indexed)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "Rt2", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt2:10:5" ] }, { "kind": "ADDR_SIMM7", "class": "ADDRESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "imm7:15:7", "index2:24:1" ] } ], "flags": "HAS_SF_FIELD", "index": 981 }, { "mnemonic": "ldp", "aliases": [], "opcode": "0x28c00000", "mask": "0x7ec00000", "class": "LDSTPAIR_INDEXED", "feature_set": "V8", "description": "Load/store register pair (indexed)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "Rt2", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt2:10:5" ] }, { "kind": "ADDR_SIMM7", "class": "ADDRESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "imm7:15:7", "index2:24:1" ] } ], "flags": "HAS_SF_FIELD", "index": 982 }, { "mnemonic": "stp", "aliases": [], "opcode": "0x2c800000", "mask": "0x3ec00000", "class": "LDSTPAIR_INDEXED", "feature_set": "V8", "description": "Load/store register pair (indexed)", "operands": [ { "kind": "Ft", "class": "FP_REG", "qualifiers": [ "S_S", "S_D", "S_Q" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "Ft2", "class": "FP_REG", "qualifiers": [ "S_S", "S_D", "S_Q" ], "bit_fields": [ "Rt2:10:5" ] }, { "kind": "ADDR_SIMM7", "class": "ADDRESS", "qualifiers": [ "S_S", "S_D", "S_Q" ], "bit_fields": [ "imm7:15:7", "index2:24:1" ] } ], "flags": "", "index": 983 }, { "mnemonic": "ldp", "aliases": [], "opcode": "0x2cc00000", "mask": "0x3ec00000", "class": "LDSTPAIR_INDEXED", "feature_set": "V8", "description": "Load/store register pair (indexed)", "operands": [ { "kind": "Ft", "class": "FP_REG", "qualifiers": [ "S_S", "S_D", "S_Q" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "Ft2", "class": "FP_REG", "qualifiers": [ "S_S", "S_D", "S_Q" ], "bit_fields": [ "Rt2:10:5" ] }, { "kind": "ADDR_SIMM7", "class": "ADDRESS", "qualifiers": [ "S_S", "S_D", "S_Q" ], "bit_fields": [ "imm7:15:7", "index2:24:1" ] } ], "flags": "", "index": 984 }, { "mnemonic": "ldpsw", "aliases": [], "opcode": "0x68c00000", "mask": "0xfec00000", "class": "LDSTPAIR_INDEXED", "feature_set": "V8", "description": "Load/store register pair (indexed)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "Rt2", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt2:10:5" ] }, { "kind": "ADDR_SIMM7", "class": "ADDRESS", "qualifiers": [ "S_S" ], "bit_fields": [ "imm7:15:7", "index2:24:1" ] } ], "flags": "", "index": 985 }, { "mnemonic": "stgp", "aliases": [], "opcode": "0x68800000", "mask": "0xfec00000", "class": "LDSTPAIR_INDEXED", "feature_set": "MEMTAG", "description": "Load/store register pair (indexed)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "Rt2", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt2:10:5" ] }, { "kind": "ADDR_SIMM11", "class": "ADDRESS", "qualifiers": [ "imm_tag" ], "bit_fields": [ "imm7:15:7", "index2:24:1" ] } ], "flags": "", "index": 986 }, { "mnemonic": "ldr", "aliases": [], "opcode": "0x18000000", "mask": "0xbf000000", "class": "LOADLIT", "feature_set": "V8", "description": "Load register (literal)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_PCREL19", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "imm19:5:19" ] } ], "flags": "HAS_ADVSIMV_GPRSIZE_IN_Q", "index": 987 }, { "mnemonic": "ldr", "aliases": [], "opcode": "0x1c000000", "mask": "0x3f000000", "class": "LOADLIT", "feature_set": "V8", "description": "Load register (literal)", "operands": [ { "kind": "Ft", "class": "FP_REG", "qualifiers": [ "S_S", "S_D", "S_Q" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_PCREL19", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "imm19:5:19" ] } ], "flags": "", "index": 988 }, { "mnemonic": "ldrsw", "aliases": [], "opcode": "0x98000000", "mask": "0xff000000", "class": "LOADLIT", "feature_set": "V8", "description": "Load register (literal)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_PCREL19", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "imm19:5:19" ] } ], "flags": "", "index": 989 }, { "mnemonic": "prfm", "aliases": [], "opcode": "0xd8000000", "mask": "0xff000000", "class": "LOADLIT", "feature_set": "V8", "description": "Load register (literal)", "operands": [ { "kind": "PRFOP", "class": "SYSTEM", "qualifiers": [], "bit_fields": [] }, { "kind": "ADDR_PCREL19", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "imm19:5:19" ] } ], "flags": "", "index": 990 }, { "mnemonic": "ld64b", "aliases": [], "opcode": "0xf83fd000", "mask": "0xfffffc00", "class": "LSE_ATOMIC", "feature_set": "LS64", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rt_LS64", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 991 }, { "mnemonic": "st64b", "aliases": [], "opcode": "0xf83f9000", "mask": "0xfffffc00", "class": "LSE_ATOMIC", "feature_set": "LS64", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rt_LS64", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 992 }, { "mnemonic": "st64bv", "aliases": [], "opcode": "0xf820b000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LS64", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt_LS64", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 993 }, { "mnemonic": "st64bv0", "aliases": [], "opcode": "0xf820a000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LS64", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt_LS64", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 994 }, { "mnemonic": "and", "aliases": [], "opcode": "0x12000000", "mask": "0x7f800000", "class": "LOG_IMM", "feature_set": "V8", "description": "Logical (immediate)", "operands": [ { "kind": "Rd_SP", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "LIMM", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "N:22:1", "immr:16:6", "imms:10:6" ] } ], "flags": "HAS_ALIAS|HAS_SF_FIELD", "index": 995 }, { "mnemonic": "bic", "aliases": [ 995 ], "opcode": "0x12000000", "mask": "0x7f800000", "class": "LOG_IMM", "feature_set": "V8", "description": "Logical (immediate)", "operands": [ { "kind": "Rd_SP", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "LIMM", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "N:22:1", "immr:16:6", "imms:10:6" ] } ], "flags": "IS_ALIAS|HAS_SF_FIELD", "index": 996 }, { "mnemonic": "orr", "aliases": [], "opcode": "0x32000000", "mask": "0x7f800000", "class": "LOG_IMM", "feature_set": "V8", "description": "Logical (immediate)", "operands": [ { "kind": "Rd_SP", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "LIMM", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "N:22:1", "immr:16:6", "imms:10:6" ] } ], "flags": "HAS_ALIAS|HAS_SF_FIELD", "index": 997 }, { "mnemonic": "mov", "aliases": [ 997 ], "opcode": "0x320003e0", "mask": "0x7f8003e0", "class": "LOG_IMM", "feature_set": "V8", "description": "Logical (immediate)", "operands": [ { "kind": "Rd_SP", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "IMM_MOV", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS|HAS_SF_FIELD", "index": 998 }, { "mnemonic": "eor", "aliases": [], "opcode": "0x52000000", "mask": "0x7f800000", "class": "LOG_IMM", "feature_set": "V8", "description": "Logical (immediate)", "operands": [ { "kind": "Rd_SP", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "LIMM", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "N:22:1", "immr:16:6", "imms:10:6" ] } ], "flags": "HAS_SF_FIELD", "index": 999 }, { "mnemonic": "ands", "aliases": [], "opcode": "0x72000000", "mask": "0x7f800000", "class": "LOG_IMM", "feature_set": "V8", "description": "Logical (immediate)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "LIMM", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "N:22:1", "immr:16:6", "imms:10:6" ] } ], "flags": "HAS_ALIAS|HAS_SF_FIELD", "index": 1000 }, { "mnemonic": "tst", "aliases": [ 1000 ], "opcode": "0x7200001f", "mask": "0x7f80001f", "class": "LOG_IMM", "feature_set": "V8", "description": "Logical (immediate)", "operands": [ { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "LIMM", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "N:22:1", "immr:16:6", "imms:10:6" ] } ], "flags": "IS_ALIAS|HAS_SF_FIELD", "index": 1001 }, { "mnemonic": "and", "aliases": [], "opcode": "0x0a000000", "mask": "0x7f200000", "class": "LOG_SHIFT", "feature_set": "V8", "description": "Logical (shifted register)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm_SFT", "class": "MODIFIED_REG", "qualifiers": [ "W", "X" ], "bit_fields": [] } ], "flags": "HAS_SF_FIELD", "index": 1002 }, { "mnemonic": "bic", "aliases": [], "opcode": "0x0a200000", "mask": "0x7f200000", "class": "LOG_SHIFT", "feature_set": "V8", "description": "Logical (shifted register)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm_SFT", "class": "MODIFIED_REG", "qualifiers": [ "W", "X" ], "bit_fields": [] } ], "flags": "HAS_SF_FIELD", "index": 1003 }, { "mnemonic": "orr", "aliases": [], "opcode": "0x2a000000", "mask": "0x7f200000", "class": "LOG_SHIFT", "feature_set": "V8", "description": "Logical (shifted register)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm_SFT", "class": "MODIFIED_REG", "qualifiers": [ "W", "X" ], "bit_fields": [] } ], "flags": "HAS_ALIAS|HAS_SF_FIELD", "index": 1004 }, { "mnemonic": "mov", "aliases": [ 1004 ], "opcode": "0x2a0003e0", "mask": "0x7fe0ffe0", "class": "LOG_SHIFT", "feature_set": "V8", "description": "Logical (shifted register)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rm_SFT", "class": "MODIFIED_REG", "qualifiers": [ "W", "X" ], "bit_fields": [] } ], "flags": "IS_ALIAS|HAS_SF_FIELD", "index": 1005 }, { "mnemonic": "uxtw", "aliases": [ 1005, 1004 ], "opcode": "0x2a0003e0", "mask": "0x7f2003e0", "class": "LOG_SHIFT", "feature_set": "V8", "description": "Logical (shifted register)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "IS_ALIAS", "index": 1006 }, { "mnemonic": "orn", "aliases": [], "opcode": "0x2a200000", "mask": "0x7f200000", "class": "LOG_SHIFT", "feature_set": "V8", "description": "Logical (shifted register)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm_SFT", "class": "MODIFIED_REG", "qualifiers": [ "W", "X" ], "bit_fields": [] } ], "flags": "HAS_ALIAS|HAS_SF_FIELD", "index": 1007 }, { "mnemonic": "mvn", "aliases": [ 1007 ], "opcode": "0x2a2003e0", "mask": "0x7f2003e0", "class": "LOG_SHIFT", "feature_set": "V8", "description": "Logical (shifted register)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rm_SFT", "class": "MODIFIED_REG", "qualifiers": [ "W", "X" ], "bit_fields": [] } ], "flags": "IS_ALIAS|HAS_SF_FIELD", "index": 1008 }, { "mnemonic": "eor", "aliases": [], "opcode": "0x4a000000", "mask": "0x7f200000", "class": "LOG_SHIFT", "feature_set": "V8", "description": "Logical (shifted register)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm_SFT", "class": "MODIFIED_REG", "qualifiers": [ "W", "X" ], "bit_fields": [] } ], "flags": "HAS_SF_FIELD", "index": 1009 }, { "mnemonic": "eon", "aliases": [], "opcode": "0x4a200000", "mask": "0x7f200000", "class": "LOG_SHIFT", "feature_set": "V8", "description": "Logical (shifted register)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm_SFT", "class": "MODIFIED_REG", "qualifiers": [ "W", "X" ], "bit_fields": [] } ], "flags": "HAS_SF_FIELD", "index": 1010 }, { "mnemonic": "ands", "aliases": [], "opcode": "0x6a000000", "mask": "0x7f200000", "class": "LOG_SHIFT", "feature_set": "V8", "description": "Logical (shifted register)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm_SFT", "class": "MODIFIED_REG", "qualifiers": [ "W", "X" ], "bit_fields": [] } ], "flags": "HAS_ALIAS|HAS_SF_FIELD", "index": 1011 }, { "mnemonic": "tst", "aliases": [ 1011 ], "opcode": "0x6a00001f", "mask": "0x7f20001f", "class": "LOG_SHIFT", "feature_set": "V8", "description": "Logical (shifted register)", "operands": [ { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm_SFT", "class": "MODIFIED_REG", "qualifiers": [ "W", "X" ], "bit_fields": [] } ], "flags": "IS_ALIAS|HAS_SF_FIELD", "index": 1012 }, { "mnemonic": "bics", "aliases": [], "opcode": "0x6a200000", "mask": "0x7f200000", "class": "LOG_SHIFT", "feature_set": "V8", "description": "Logical (shifted register)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm_SFT", "class": "MODIFIED_REG", "qualifiers": [ "W", "X" ], "bit_fields": [] } ], "flags": "HAS_SF_FIELD", "index": 1013 }, { "mnemonic": "casb", "aliases": [], "opcode": "0x08a07c00", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1014 }, { "mnemonic": "cash", "aliases": [], "opcode": "0x48a07c00", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1015 }, { "mnemonic": "cas", "aliases": [], "opcode": "0x88a07c00", "mask": "0xbfe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_LSE_SZ_FIELD", "index": 1016 }, { "mnemonic": "casab", "aliases": [], "opcode": "0x08e07c00", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1017 }, { "mnemonic": "caslb", "aliases": [], "opcode": "0x08a0fc00", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1018 }, { "mnemonic": "casalb", "aliases": [], "opcode": "0x08e0fc00", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1019 }, { "mnemonic": "casah", "aliases": [], "opcode": "0x48e07c00", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1020 }, { "mnemonic": "caslh", "aliases": [], "opcode": "0x48a0fc00", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1021 }, { "mnemonic": "casalh", "aliases": [], "opcode": "0x48e0fc00", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1022 }, { "mnemonic": "casa", "aliases": [], "opcode": "0x88e07c00", "mask": "0xbfe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_LSE_SZ_FIELD", "index": 1023 }, { "mnemonic": "casl", "aliases": [], "opcode": "0x88a0fc00", "mask": "0xbfe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_LSE_SZ_FIELD", "index": 1024 }, { "mnemonic": "casal", "aliases": [], "opcode": "0x88e0fc00", "mask": "0xbfe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_LSE_SZ_FIELD", "index": 1025 }, { "mnemonic": "casp", "aliases": [], "opcode": "0x08207c00", "mask": "0xbfe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "PAIRREG", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "PAIRREG", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_LSE_SZ_FIELD", "index": 1026 }, { "mnemonic": "caspa", "aliases": [], "opcode": "0x08607c00", "mask": "0xbfe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "PAIRREG", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "PAIRREG", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_LSE_SZ_FIELD", "index": 1027 }, { "mnemonic": "caspl", "aliases": [], "opcode": "0x0820fc00", "mask": "0xbfe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "PAIRREG", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "PAIRREG", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_LSE_SZ_FIELD", "index": 1028 }, { "mnemonic": "caspal", "aliases": [], "opcode": "0x0860fc00", "mask": "0xbfe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "PAIRREG", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "PAIRREG", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_LSE_SZ_FIELD", "index": 1029 }, { "mnemonic": "swpb", "aliases": [], "opcode": "0x38208000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1030 }, { "mnemonic": "swph", "aliases": [], "opcode": "0x78208000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1031 }, { "mnemonic": "swp", "aliases": [], "opcode": "0xb8208000", "mask": "0xbfe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_LSE_SZ_FIELD", "index": 1032 }, { "mnemonic": "swpab", "aliases": [], "opcode": "0x38a08000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1033 }, { "mnemonic": "swplb", "aliases": [], "opcode": "0x38608000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1034 }, { "mnemonic": "swpalb", "aliases": [], "opcode": "0x38e08000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1035 }, { "mnemonic": "swpah", "aliases": [], "opcode": "0x78a08000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1036 }, { "mnemonic": "swplh", "aliases": [], "opcode": "0x78608000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1037 }, { "mnemonic": "swpalh", "aliases": [], "opcode": "0x78e08000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1038 }, { "mnemonic": "swpa", "aliases": [], "opcode": "0xb8a08000", "mask": "0xbfe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_LSE_SZ_FIELD", "index": 1039 }, { "mnemonic": "swpl", "aliases": [], "opcode": "0xb8608000", "mask": "0xbfe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_LSE_SZ_FIELD", "index": 1040 }, { "mnemonic": "swpal", "aliases": [], "opcode": "0xb8e08000", "mask": "0xbfe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_LSE_SZ_FIELD", "index": 1041 }, { "mnemonic": "ldaddb", "aliases": [], "opcode": "0x38200000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ALIAS", "index": 1042 }, { "mnemonic": "ldaddh", "aliases": [], "opcode": "0x78200000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ALIAS", "index": 1043 }, { "mnemonic": "ldadd", "aliases": [], "opcode": "0xb8200000", "mask": "0xbfe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ALIAS|HAS_LSE_SZ_FIELD", "index": 1044 }, { "mnemonic": "ldaddab", "aliases": [], "opcode": "0x38a00000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1045 }, { "mnemonic": "ldaddlb", "aliases": [], "opcode": "0x38600000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ALIAS", "index": 1046 }, { "mnemonic": "ldaddalb", "aliases": [], "opcode": "0x38e00000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1047 }, { "mnemonic": "ldaddah", "aliases": [], "opcode": "0x78a00000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1048 }, { "mnemonic": "ldaddlh", "aliases": [], "opcode": "0x78600000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ALIAS", "index": 1049 }, { "mnemonic": "ldaddalh", "aliases": [], "opcode": "0x78e00000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1050 }, { "mnemonic": "ldadda", "aliases": [], "opcode": "0xb8a00000", "mask": "0xbfe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_LSE_SZ_FIELD", "index": 1051 }, { "mnemonic": "ldaddl", "aliases": [], "opcode": "0xb8600000", "mask": "0xbfe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ALIAS|HAS_LSE_SZ_FIELD", "index": 1052 }, { "mnemonic": "ldaddal", "aliases": [], "opcode": "0xb8e00000", "mask": "0xbfe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_LSE_SZ_FIELD", "index": 1053 }, { "mnemonic": "ldclrb", "aliases": [], "opcode": "0x38201000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ALIAS", "index": 1054 }, { "mnemonic": "ldclrh", "aliases": [], "opcode": "0x78201000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ALIAS", "index": 1055 }, { "mnemonic": "ldclr", "aliases": [], "opcode": "0xb8201000", "mask": "0xbfe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ALIAS|HAS_LSE_SZ_FIELD", "index": 1056 }, { "mnemonic": "ldclrab", "aliases": [], "opcode": "0x38a01000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1057 }, { "mnemonic": "ldclrlb", "aliases": [], "opcode": "0x38601000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ALIAS", "index": 1058 }, { "mnemonic": "ldclralb", "aliases": [], "opcode": "0x38e01000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1059 }, { "mnemonic": "ldclrah", "aliases": [], "opcode": "0x78a01000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1060 }, { "mnemonic": "ldclrlh", "aliases": [], "opcode": "0x78601000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ALIAS", "index": 1061 }, { "mnemonic": "ldclralh", "aliases": [], "opcode": "0x78e01000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1062 }, { "mnemonic": "ldclra", "aliases": [], "opcode": "0xb8a01000", "mask": "0xbfe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_LSE_SZ_FIELD", "index": 1063 }, { "mnemonic": "ldclrl", "aliases": [], "opcode": "0xb8601000", "mask": "0xbfe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ALIAS|HAS_LSE_SZ_FIELD", "index": 1064 }, { "mnemonic": "ldclral", "aliases": [], "opcode": "0xb8e01000", "mask": "0xbfe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_LSE_SZ_FIELD", "index": 1065 }, { "mnemonic": "ldeorb", "aliases": [], "opcode": "0x38202000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ALIAS", "index": 1066 }, { "mnemonic": "ldeorh", "aliases": [], "opcode": "0x78202000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ALIAS", "index": 1067 }, { "mnemonic": "ldeor", "aliases": [], "opcode": "0xb8202000", "mask": "0xbfe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ALIAS|HAS_LSE_SZ_FIELD", "index": 1068 }, { "mnemonic": "ldeorab", "aliases": [], "opcode": "0x38a02000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1069 }, { "mnemonic": "ldeorlb", "aliases": [], "opcode": "0x38602000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ALIAS", "index": 1070 }, { "mnemonic": "ldeoralb", "aliases": [], "opcode": "0x38e02000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1071 }, { "mnemonic": "ldeorah", "aliases": [], "opcode": "0x78a02000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1072 }, { "mnemonic": "ldeorlh", "aliases": [], "opcode": "0x78602000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ALIAS", "index": 1073 }, { "mnemonic": "ldeoralh", "aliases": [], "opcode": "0x78e02000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1074 }, { "mnemonic": "ldeora", "aliases": [], "opcode": "0xb8a02000", "mask": "0xbfe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_LSE_SZ_FIELD", "index": 1075 }, { "mnemonic": "ldeorl", "aliases": [], "opcode": "0xb8602000", "mask": "0xbfe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ALIAS|HAS_LSE_SZ_FIELD", "index": 1076 }, { "mnemonic": "ldeoral", "aliases": [], "opcode": "0xb8e02000", "mask": "0xbfe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_LSE_SZ_FIELD", "index": 1077 }, { "mnemonic": "ldsetb", "aliases": [], "opcode": "0x38203000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ALIAS", "index": 1078 }, { "mnemonic": "ldseth", "aliases": [], "opcode": "0x78203000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ALIAS", "index": 1079 }, { "mnemonic": "ldset", "aliases": [], "opcode": "0xb8203000", "mask": "0xbfe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ALIAS|HAS_LSE_SZ_FIELD", "index": 1080 }, { "mnemonic": "ldsetab", "aliases": [], "opcode": "0x38a03000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1081 }, { "mnemonic": "ldsetlb", "aliases": [], "opcode": "0x38603000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ALIAS", "index": 1082 }, { "mnemonic": "ldsetalb", "aliases": [], "opcode": "0x38e03000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1083 }, { "mnemonic": "ldsetah", "aliases": [], "opcode": "0x78a03000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1084 }, { "mnemonic": "ldsetlh", "aliases": [], "opcode": "0x78603000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ALIAS", "index": 1085 }, { "mnemonic": "ldsetalh", "aliases": [], "opcode": "0x78e03000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1086 }, { "mnemonic": "ldseta", "aliases": [], "opcode": "0xb8a03000", "mask": "0xbfe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_LSE_SZ_FIELD", "index": 1087 }, { "mnemonic": "ldsetl", "aliases": [], "opcode": "0xb8603000", "mask": "0xbfe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ALIAS|HAS_LSE_SZ_FIELD", "index": 1088 }, { "mnemonic": "ldsetal", "aliases": [], "opcode": "0xb8e03000", "mask": "0xbfe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_LSE_SZ_FIELD", "index": 1089 }, { "mnemonic": "ldsmaxb", "aliases": [], "opcode": "0x38204000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ALIAS", "index": 1090 }, { "mnemonic": "ldsmaxh", "aliases": [], "opcode": "0x78204000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ALIAS", "index": 1091 }, { "mnemonic": "ldsmax", "aliases": [], "opcode": "0xb8204000", "mask": "0xbfe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ALIAS|HAS_LSE_SZ_FIELD", "index": 1092 }, { "mnemonic": "ldsmaxab", "aliases": [], "opcode": "0x38a04000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1093 }, { "mnemonic": "ldsmaxlb", "aliases": [], "opcode": "0x38604000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ALIAS", "index": 1094 }, { "mnemonic": "ldsmaxalb", "aliases": [], "opcode": "0x38e04000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1095 }, { "mnemonic": "ldsmaxah", "aliases": [], "opcode": "0x78a04000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1096 }, { "mnemonic": "ldsmaxlh", "aliases": [], "opcode": "0x78604000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ALIAS", "index": 1097 }, { "mnemonic": "ldsmaxalh", "aliases": [], "opcode": "0x78e04000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1098 }, { "mnemonic": "ldsmaxa", "aliases": [], "opcode": "0xb8a04000", "mask": "0xbfe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_LSE_SZ_FIELD", "index": 1099 }, { "mnemonic": "ldsmaxl", "aliases": [], "opcode": "0xb8604000", "mask": "0xbfe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ALIAS|HAS_LSE_SZ_FIELD", "index": 1100 }, { "mnemonic": "ldsmaxal", "aliases": [], "opcode": "0xb8e04000", "mask": "0xbfe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_LSE_SZ_FIELD", "index": 1101 }, { "mnemonic": "ldsminb", "aliases": [], "opcode": "0x38205000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ALIAS", "index": 1102 }, { "mnemonic": "ldsminh", "aliases": [], "opcode": "0x78205000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ALIAS", "index": 1103 }, { "mnemonic": "ldsmin", "aliases": [], "opcode": "0xb8205000", "mask": "0xbfe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ALIAS|HAS_LSE_SZ_FIELD", "index": 1104 }, { "mnemonic": "ldsminab", "aliases": [], "opcode": "0x38a05000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1105 }, { "mnemonic": "ldsminlb", "aliases": [], "opcode": "0x38605000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ALIAS", "index": 1106 }, { "mnemonic": "ldsminalb", "aliases": [], "opcode": "0x38e05000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1107 }, { "mnemonic": "ldsminah", "aliases": [], "opcode": "0x78a05000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1108 }, { "mnemonic": "ldsminlh", "aliases": [], "opcode": "0x78605000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ALIAS", "index": 1109 }, { "mnemonic": "ldsminalh", "aliases": [], "opcode": "0x78e05000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1110 }, { "mnemonic": "ldsmina", "aliases": [], "opcode": "0xb8a05000", "mask": "0xbfe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_LSE_SZ_FIELD", "index": 1111 }, { "mnemonic": "ldsminl", "aliases": [], "opcode": "0xb8605000", "mask": "0xbfe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ALIAS|HAS_LSE_SZ_FIELD", "index": 1112 }, { "mnemonic": "ldsminal", "aliases": [], "opcode": "0xb8e05000", "mask": "0xbfe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_LSE_SZ_FIELD", "index": 1113 }, { "mnemonic": "ldumaxb", "aliases": [], "opcode": "0x38206000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ALIAS", "index": 1114 }, { "mnemonic": "ldumaxh", "aliases": [], "opcode": "0x78206000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ALIAS", "index": 1115 }, { "mnemonic": "ldumax", "aliases": [], "opcode": "0xb8206000", "mask": "0xbfe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ALIAS|HAS_LSE_SZ_FIELD", "index": 1116 }, { "mnemonic": "ldumaxab", "aliases": [], "opcode": "0x38a06000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1117 }, { "mnemonic": "ldumaxlb", "aliases": [], "opcode": "0x38606000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ALIAS", "index": 1118 }, { "mnemonic": "ldumaxalb", "aliases": [], "opcode": "0x38e06000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1119 }, { "mnemonic": "ldumaxah", "aliases": [], "opcode": "0x78a06000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1120 }, { "mnemonic": "ldumaxlh", "aliases": [], "opcode": "0x78606000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ALIAS", "index": 1121 }, { "mnemonic": "ldumaxalh", "aliases": [], "opcode": "0x78e06000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1122 }, { "mnemonic": "ldumaxa", "aliases": [], "opcode": "0xb8a06000", "mask": "0xbfe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_LSE_SZ_FIELD", "index": 1123 }, { "mnemonic": "ldumaxl", "aliases": [], "opcode": "0xb8606000", "mask": "0xbfe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ALIAS|HAS_LSE_SZ_FIELD", "index": 1124 }, { "mnemonic": "ldumaxal", "aliases": [], "opcode": "0xb8e06000", "mask": "0xbfe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_LSE_SZ_FIELD", "index": 1125 }, { "mnemonic": "lduminb", "aliases": [], "opcode": "0x38207000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ALIAS", "index": 1126 }, { "mnemonic": "lduminh", "aliases": [], "opcode": "0x78207000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ALIAS", "index": 1127 }, { "mnemonic": "ldumin", "aliases": [], "opcode": "0xb8207000", "mask": "0xbfe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ALIAS|HAS_LSE_SZ_FIELD", "index": 1128 }, { "mnemonic": "lduminab", "aliases": [], "opcode": "0x38a07000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1129 }, { "mnemonic": "lduminlb", "aliases": [], "opcode": "0x38607000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ALIAS", "index": 1130 }, { "mnemonic": "lduminalb", "aliases": [], "opcode": "0x38e07000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1131 }, { "mnemonic": "lduminah", "aliases": [], "opcode": "0x78a07000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1132 }, { "mnemonic": "lduminlh", "aliases": [], "opcode": "0x78607000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ALIAS", "index": 1133 }, { "mnemonic": "lduminalh", "aliases": [], "opcode": "0x78e07000", "mask": "0xffe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1134 }, { "mnemonic": "ldumina", "aliases": [], "opcode": "0xb8a07000", "mask": "0xbfe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_LSE_SZ_FIELD", "index": 1135 }, { "mnemonic": "lduminl", "aliases": [], "opcode": "0xb8607000", "mask": "0xbfe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ALIAS|HAS_LSE_SZ_FIELD", "index": 1136 }, { "mnemonic": "lduminal", "aliases": [], "opcode": "0xb8e07000", "mask": "0xbfe0fc00", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_LSE_SZ_FIELD", "index": 1137 }, { "mnemonic": "staddb", "aliases": [ 1042 ], "opcode": "0x3820001f", "mask": "0xffe0fc1f", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS", "index": 1138 }, { "mnemonic": "staddh", "aliases": [ 1043 ], "opcode": "0x7820001f", "mask": "0xffe0fc1f", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS", "index": 1139 }, { "mnemonic": "stadd", "aliases": [ 1044 ], "opcode": "0xb820001f", "mask": "0xbfe0fc1f", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS|HAS_LSE_SZ_FIELD", "index": 1140 }, { "mnemonic": "staddlb", "aliases": [ 1046 ], "opcode": "0x3860001f", "mask": "0xffe0fc1f", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS", "index": 1141 }, { "mnemonic": "staddlh", "aliases": [ 1049 ], "opcode": "0x7860001f", "mask": "0xffe0fc1f", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS", "index": 1142 }, { "mnemonic": "staddl", "aliases": [ 1052 ], "opcode": "0xb860001f", "mask": "0xbfe0fc1f", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS|HAS_LSE_SZ_FIELD", "index": 1143 }, { "mnemonic": "stclrb", "aliases": [ 1054 ], "opcode": "0x3820101f", "mask": "0xffe0fc1f", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS", "index": 1144 }, { "mnemonic": "stclrh", "aliases": [ 1055 ], "opcode": "0x7820101f", "mask": "0xffe0fc1f", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS", "index": 1145 }, { "mnemonic": "stclr", "aliases": [ 1056 ], "opcode": "0xb820101f", "mask": "0xbfe0fc1f", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS|HAS_LSE_SZ_FIELD", "index": 1146 }, { "mnemonic": "stclrlb", "aliases": [ 1058 ], "opcode": "0x3860101f", "mask": "0xffe0fc1f", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS", "index": 1147 }, { "mnemonic": "stclrlh", "aliases": [ 1061 ], "opcode": "0x7860101f", "mask": "0xffe0fc1f", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS", "index": 1148 }, { "mnemonic": "stclrl", "aliases": [ 1064 ], "opcode": "0xb860101f", "mask": "0xbfe0fc1f", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS|HAS_LSE_SZ_FIELD", "index": 1149 }, { "mnemonic": "steorb", "aliases": [ 1066 ], "opcode": "0x3820201f", "mask": "0xffe0fc1f", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS", "index": 1150 }, { "mnemonic": "steorh", "aliases": [ 1067 ], "opcode": "0x7820201f", "mask": "0xffe0fc1f", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS", "index": 1151 }, { "mnemonic": "steor", "aliases": [ 1068 ], "opcode": "0xb820201f", "mask": "0xbfe0fc1f", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS|HAS_LSE_SZ_FIELD", "index": 1152 }, { "mnemonic": "steorlb", "aliases": [ 1070 ], "opcode": "0x3860201f", "mask": "0xffe0fc1f", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS", "index": 1153 }, { "mnemonic": "steorlh", "aliases": [ 1073 ], "opcode": "0x7860201f", "mask": "0xffe0fc1f", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS", "index": 1154 }, { "mnemonic": "steorl", "aliases": [ 1076 ], "opcode": "0xb860201f", "mask": "0xbfe0fc1f", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS|HAS_LSE_SZ_FIELD", "index": 1155 }, { "mnemonic": "stsetb", "aliases": [ 1078 ], "opcode": "0x3820301f", "mask": "0xffe0fc1f", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS", "index": 1156 }, { "mnemonic": "stseth", "aliases": [ 1079 ], "opcode": "0x7820301f", "mask": "0xffe0fc1f", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS", "index": 1157 }, { "mnemonic": "stset", "aliases": [ 1080 ], "opcode": "0xb820301f", "mask": "0xbfe0fc1f", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS|HAS_LSE_SZ_FIELD", "index": 1158 }, { "mnemonic": "stsetlb", "aliases": [ 1082 ], "opcode": "0x3860301f", "mask": "0xffe0fc1f", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS", "index": 1159 }, { "mnemonic": "stsetlh", "aliases": [ 1085 ], "opcode": "0x7860301f", "mask": "0xffe0fc1f", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS", "index": 1160 }, { "mnemonic": "stsetl", "aliases": [ 1088 ], "opcode": "0xb860301f", "mask": "0xbfe0fc1f", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS|HAS_LSE_SZ_FIELD", "index": 1161 }, { "mnemonic": "stsmaxb", "aliases": [ 1090 ], "opcode": "0x3820401f", "mask": "0xffe0fc1f", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS", "index": 1162 }, { "mnemonic": "stsmaxh", "aliases": [ 1091 ], "opcode": "0x7820401f", "mask": "0xffe0fc1f", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS", "index": 1163 }, { "mnemonic": "stsmax", "aliases": [ 1092 ], "opcode": "0xb820401f", "mask": "0xbfe0fc1f", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS|HAS_LSE_SZ_FIELD", "index": 1164 }, { "mnemonic": "stsmaxlb", "aliases": [ 1094 ], "opcode": "0x3860401f", "mask": "0xffe0fc1f", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS", "index": 1165 }, { "mnemonic": "stsmaxlh", "aliases": [ 1097 ], "opcode": "0x7860401f", "mask": "0xffe0fc1f", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS", "index": 1166 }, { "mnemonic": "stsmaxl", "aliases": [ 1100 ], "opcode": "0xb860401f", "mask": "0xbfe0fc1f", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS|HAS_LSE_SZ_FIELD", "index": 1167 }, { "mnemonic": "stsminb", "aliases": [ 1102 ], "opcode": "0x3820501f", "mask": "0xffe0fc1f", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS", "index": 1168 }, { "mnemonic": "stsminh", "aliases": [ 1103 ], "opcode": "0x7820501f", "mask": "0xffe0fc1f", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS", "index": 1169 }, { "mnemonic": "stsmin", "aliases": [ 1104 ], "opcode": "0xb820501f", "mask": "0xbfe0fc1f", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS|HAS_LSE_SZ_FIELD", "index": 1170 }, { "mnemonic": "stsminlb", "aliases": [ 1106 ], "opcode": "0x3860501f", "mask": "0xffe0fc1f", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS", "index": 1171 }, { "mnemonic": "stsminlh", "aliases": [ 1109 ], "opcode": "0x7860501f", "mask": "0xffe0fc1f", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS", "index": 1172 }, { "mnemonic": "stsminl", "aliases": [ 1112 ], "opcode": "0xb860501f", "mask": "0xbfe0fc1f", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS|HAS_LSE_SZ_FIELD", "index": 1173 }, { "mnemonic": "stumaxb", "aliases": [ 1114 ], "opcode": "0x3820601f", "mask": "0xffe0fc1f", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS", "index": 1174 }, { "mnemonic": "stumaxh", "aliases": [ 1115 ], "opcode": "0x7820601f", "mask": "0xffe0fc1f", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS", "index": 1175 }, { "mnemonic": "stumax", "aliases": [ 1116 ], "opcode": "0xb820601f", "mask": "0xbfe0fc1f", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS|HAS_LSE_SZ_FIELD", "index": 1176 }, { "mnemonic": "stumaxlb", "aliases": [ 1118 ], "opcode": "0x3860601f", "mask": "0xffe0fc1f", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS", "index": 1177 }, { "mnemonic": "stumaxlh", "aliases": [ 1121 ], "opcode": "0x7860601f", "mask": "0xffe0fc1f", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS", "index": 1178 }, { "mnemonic": "stumaxl", "aliases": [ 1124 ], "opcode": "0xb860601f", "mask": "0xbfe0fc1f", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS|HAS_LSE_SZ_FIELD", "index": 1179 }, { "mnemonic": "stuminb", "aliases": [ 1126 ], "opcode": "0x3820701f", "mask": "0xffe0fc1f", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS", "index": 1180 }, { "mnemonic": "stuminh", "aliases": [ 1127 ], "opcode": "0x7820701f", "mask": "0xffe0fc1f", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS", "index": 1181 }, { "mnemonic": "stumin", "aliases": [ 1128 ], "opcode": "0xb820701f", "mask": "0xbfe0fc1f", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS|HAS_LSE_SZ_FIELD", "index": 1182 }, { "mnemonic": "stuminlb", "aliases": [ 1130 ], "opcode": "0x3860701f", "mask": "0xffe0fc1f", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS", "index": 1183 }, { "mnemonic": "stuminlh", "aliases": [ 1133 ], "opcode": "0x7860701f", "mask": "0xffe0fc1f", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS", "index": 1184 }, { "mnemonic": "stuminl", "aliases": [ 1136 ], "opcode": "0xb860701f", "mask": "0xbfe0fc1f", "class": "LSE_ATOMIC", "feature_set": "LSE", "description": "LSE extension (atomic)", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS|HAS_LSE_SZ_FIELD", "index": 1185 }, { "mnemonic": "ldclrp", "aliases": [], "opcode": "0x19201000", "mask": "0xffe0fc00", "class": "LSE128_ATOMIC", "feature_set": "LSE128", "description": "LSE extension (atomic) 128-bit", "operands": [ { "kind": "LSE128_Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "LSE128_Rt:0:5" ] }, { "kind": "LSE128_Rt2", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "LSE128_Rt2:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1186 }, { "mnemonic": "ldclrpa", "aliases": [], "opcode": "0x19a01000", "mask": "0xffe0fc00", "class": "LSE128_ATOMIC", "feature_set": "LSE128", "description": "LSE extension (atomic) 128-bit", "operands": [ { "kind": "LSE128_Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "LSE128_Rt:0:5" ] }, { "kind": "LSE128_Rt2", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "LSE128_Rt2:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1187 }, { "mnemonic": "ldclrpal", "aliases": [], "opcode": "0x19e01000", "mask": "0xffe0fc00", "class": "LSE128_ATOMIC", "feature_set": "LSE128", "description": "LSE extension (atomic) 128-bit", "operands": [ { "kind": "LSE128_Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "LSE128_Rt:0:5" ] }, { "kind": "LSE128_Rt2", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "LSE128_Rt2:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1188 }, { "mnemonic": "ldclrpl", "aliases": [], "opcode": "0x19601000", "mask": "0xffe0fc00", "class": "LSE128_ATOMIC", "feature_set": "LSE128", "description": "LSE extension (atomic) 128-bit", "operands": [ { "kind": "LSE128_Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "LSE128_Rt:0:5" ] }, { "kind": "LSE128_Rt2", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "LSE128_Rt2:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1189 }, { "mnemonic": "ldsetp", "aliases": [], "opcode": "0x19203000", "mask": "0xffe0fc00", "class": "LSE128_ATOMIC", "feature_set": "LSE128", "description": "LSE extension (atomic) 128-bit", "operands": [ { "kind": "LSE128_Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "LSE128_Rt:0:5" ] }, { "kind": "LSE128_Rt2", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "LSE128_Rt2:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1190 }, { "mnemonic": "ldsetpa", "aliases": [], "opcode": "0x19a03000", "mask": "0xffe0fc00", "class": "LSE128_ATOMIC", "feature_set": "LSE128", "description": "LSE extension (atomic) 128-bit", "operands": [ { "kind": "LSE128_Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "LSE128_Rt:0:5" ] }, { "kind": "LSE128_Rt2", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "LSE128_Rt2:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1191 }, { "mnemonic": "ldsetpal", "aliases": [], "opcode": "0x19e03000", "mask": "0xffe0fc00", "class": "LSE128_ATOMIC", "feature_set": "LSE128", "description": "LSE extension (atomic) 128-bit", "operands": [ { "kind": "LSE128_Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "LSE128_Rt:0:5" ] }, { "kind": "LSE128_Rt2", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "LSE128_Rt2:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1192 }, { "mnemonic": "ldsetpl", "aliases": [], "opcode": "0x19603000", "mask": "0xffe0fc00", "class": "LSE128_ATOMIC", "feature_set": "LSE128", "description": "LSE extension (atomic) 128-bit", "operands": [ { "kind": "LSE128_Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "LSE128_Rt:0:5" ] }, { "kind": "LSE128_Rt2", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "LSE128_Rt2:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1193 }, { "mnemonic": "swpp", "aliases": [], "opcode": "0x19208000", "mask": "0xffe0fc00", "class": "LSE128_ATOMIC", "feature_set": "LSE128", "description": "LSE extension (atomic) 128-bit", "operands": [ { "kind": "LSE128_Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "LSE128_Rt:0:5" ] }, { "kind": "LSE128_Rt2", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "LSE128_Rt2:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1194 }, { "mnemonic": "swppa", "aliases": [], "opcode": "0x19a08000", "mask": "0xffe0fc00", "class": "LSE128_ATOMIC", "feature_set": "LSE128", "description": "LSE extension (atomic) 128-bit", "operands": [ { "kind": "LSE128_Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "LSE128_Rt:0:5" ] }, { "kind": "LSE128_Rt2", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "LSE128_Rt2:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1195 }, { "mnemonic": "swppal", "aliases": [], "opcode": "0x19e08000", "mask": "0xffe0fc00", "class": "LSE128_ATOMIC", "feature_set": "LSE128", "description": "LSE extension (atomic) 128-bit", "operands": [ { "kind": "LSE128_Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "LSE128_Rt:0:5" ] }, { "kind": "LSE128_Rt2", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "LSE128_Rt2:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1196 }, { "mnemonic": "swppl", "aliases": [], "opcode": "0x19608000", "mask": "0xffe0fc00", "class": "LSE128_ATOMIC", "feature_set": "LSE128", "description": "LSE extension (atomic) 128-bit", "operands": [ { "kind": "LSE128_Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "LSE128_Rt:0:5" ] }, { "kind": "LSE128_Rt2", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "LSE128_Rt2:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1197 }, { "mnemonic": "ldiapp", "aliases": [], "opcode": "0x19400800", "mask": "0x3fe0ec00", "class": "RCPC3", "feature_set": "RCPC3", "description": "RCPC3 instructions", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "RCPC3_ADDR_OPT_POSTIND", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "opc2:12:4" ] } ], "flags": "HAS_RCPC3_SIZE", "index": 1198 }, { "mnemonic": "stilp", "aliases": [], "opcode": "0x19000800", "mask": "0x3fe0ec00", "class": "RCPC3", "feature_set": "RCPC3", "description": "RCPC3 instructions", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "RCPC3_ADDR_OPT_PREIND_WB", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "opc2:12:4" ] } ], "flags": "HAS_RCPC3_SIZE", "index": 1199 }, { "mnemonic": "ldapr", "aliases": [], "opcode": "0x19c00800", "mask": "0x3ffffc00", "class": "RCPC3", "feature_set": "RCPC3", "description": "RCPC3 instructions", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "RCPC3_ADDR_POSTIND", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_RCPC3_SIZE", "index": 1200 }, { "mnemonic": "stlr", "aliases": [], "opcode": "0x19800800", "mask": "0x3ffffc00", "class": "RCPC3", "feature_set": "RCPC3", "description": "RCPC3 instructions", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "RCPC3_ADDR_PREIND_WB", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_RCPC3_SIZE", "index": 1201 }, { "mnemonic": "stl1", "aliases": [], "opcode": "0x0d018400", "mask": "0xbffffc00", "class": "RCPC3", "feature_set": "RCPC3", "description": "RCPC3 instructions", "operands": [ { "kind": "LEt", "class": "SIMD_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [] }, { "kind": "SIMD_ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1202 }, { "mnemonic": "ldap1", "aliases": [], "opcode": "0x0d418400", "mask": "0xbffffc00", "class": "RCPC3", "feature_set": "RCPC3", "description": "RCPC3 instructions", "operands": [ { "kind": "LEt", "class": "SIMD_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [] }, { "kind": "SIMD_ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1203 }, { "mnemonic": "ldapur", "aliases": [], "opcode": "0x1d400800", "mask": "0x3f600c00", "class": "RCPC3", "feature_set": "RCPC3", "description": "RCPC3 instructions", "operands": [ { "kind": "Ft", "class": "FP_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D", "S_Q" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "RCPC3_ADDR_OFFSET", "class": "ADDRESS", "qualifiers": [ "S_B", "S_H", "S_S", "S_D", "S_Q" ], "bit_fields": [ "Rn:5:5", "imm9:12:9" ] } ], "flags": "HAS_RCPC3_SIZE", "index": 1204 }, { "mnemonic": "stlur", "aliases": [], "opcode": "0x1d000800", "mask": "0x3f600c00", "class": "RCPC3", "feature_set": "RCPC3", "description": "RCPC3 instructions", "operands": [ { "kind": "Ft", "class": "FP_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D", "S_Q" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "RCPC3_ADDR_OFFSET", "class": "ADDRESS", "qualifiers": [ "S_B", "S_H", "S_S", "S_D", "S_Q" ], "bit_fields": [ "Rn:5:5", "imm9:12:9" ] } ], "flags": "HAS_RCPC3_SIZE", "index": 1205 }, { "mnemonic": "movn", "aliases": [], "opcode": "0x12800000", "mask": "0x7f800000", "class": "MOVEWIDE", "feature_set": "V8", "description": "Move wide (immediate)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "HALF", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "imm16_5:5:16" ] } ], "flags": "HAS_ALIAS|HAS_SF_FIELD", "index": 1206 }, { "mnemonic": "mov", "aliases": [ 1206 ], "opcode": "0x12800000", "mask": "0x7f800000", "class": "MOVEWIDE", "feature_set": "V8", "description": "Move wide (immediate)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "IMM_MOV", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS|HAS_SF_FIELD", "index": 1207 }, { "mnemonic": "movz", "aliases": [], "opcode": "0x52800000", "mask": "0x7f800000", "class": "MOVEWIDE", "feature_set": "V8", "description": "Move wide (immediate)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "HALF", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "imm16_5:5:16" ] } ], "flags": "HAS_ALIAS|HAS_SF_FIELD", "index": 1208 }, { "mnemonic": "mov", "aliases": [ 1208 ], "opcode": "0x52800000", "mask": "0x7f800000", "class": "MOVEWIDE", "feature_set": "V8", "description": "Move wide (immediate)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "IMM_MOV", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS|HAS_SF_FIELD", "index": 1209 }, { "mnemonic": "movk", "aliases": [], "opcode": "0x72800000", "mask": "0x7f800000", "class": "MOVEWIDE", "feature_set": "V8", "description": "Move wide (immediate)", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "HALF", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "imm16_5:5:16" ] } ], "flags": "HAS_SF_FIELD", "index": 1210 }, { "mnemonic": "adr", "aliases": [], "opcode": "0x10000000", "mask": "0x9f000000", "class": "PCRELADDR", "feature_set": "V8", "description": "PC-rel. addressing", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "ADDR_PCREL21", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "immhi:5:19", "immlo:29:2" ] } ], "flags": "", "index": 1211 }, { "mnemonic": "adrp", "aliases": [], "opcode": "0x90000000", "mask": "0x9f000000", "class": "PCRELADDR", "feature_set": "V8", "description": "PC-rel. addressing", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "ADDR_ADRP", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "immhi:5:19", "immlo:29:2" ] } ], "flags": "", "index": 1212 }, { "mnemonic": "tstart", "aliases": [], "opcode": "0xd5233060", "mask": "0xffffffe0", "class": "AARCH64_MISC", "feature_set": "TME", "description": "Misc. instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] } ], "flags": "", "index": 1213 }, { "mnemonic": "tcommit", "aliases": [], "opcode": "0xd503307f", "mask": "0xffffffff", "class": "AARCH64_MISC", "feature_set": "TME", "description": "Misc. instructions", "operands": [], "flags": "", "index": 1214 }, { "mnemonic": "ttest", "aliases": [], "opcode": "0xd5233160", "mask": "0xffffffe0", "class": "AARCH64_MISC", "feature_set": "TME", "description": "Misc. instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] } ], "flags": "", "index": 1215 }, { "mnemonic": "tcancel", "aliases": [], "opcode": "0xd4600000", "mask": "0xffe0001f", "class": "AARCH64_MISC", "feature_set": "TME", "description": "Misc. instructions", "operands": [ { "kind": "TME_UIMM16", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "imm16_5:5:16" ] } ], "flags": "", "index": 1216 }, { "mnemonic": "smstart", "aliases": [], "opcode": "0xd503477f", "mask": "0xffffffff", "class": "SME_START", "feature_set": "SME", "description": "SME instructions", "operands": [], "flags": "IS_SYS_WRITE", "index": 1217 }, { "mnemonic": "smstop", "aliases": [], "opcode": "0xd503467f", "mask": "0xffffffff", "class": "SME_STOP", "feature_set": "SME", "description": "SME instructions", "operands": [], "flags": "IS_SYS_WRITE", "index": 1218 }, { "mnemonic": "smstart", "aliases": [], "opcode": "0xd503417f", "mask": "0xfffff1ff", "class": "SME_START", "feature_set": "SME", "description": "SME instructions", "operands": [ { "kind": "SME_SM_ZA", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "CRm:8:4" ] } ], "flags": "IS_SYS_WRITE", "index": 1219 }, { "mnemonic": "smstop", "aliases": [], "opcode": "0xd503407f", "mask": "0xfffff1ff", "class": "SME_STOP", "feature_set": "SME", "description": "SME instructions", "operands": [ { "kind": "SME_SM_ZA", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "CRm:8:4" ] } ], "flags": "IS_SYS_WRITE", "index": 1220 }, { "mnemonic": "chkfeat", "aliases": [], "opcode": "0xd503251f", "mask": "0xffffffff", "class": "IC_SYSTEM", "feature_set": "CHK", "description": "System instructions", "operands": [ { "kind": "X16", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [] } ], "flags": "", "index": 1221 }, { "mnemonic": "msr", "aliases": [], "opcode": "0xd500401f", "mask": "0xfff8f01f", "class": "IC_SYSTEM", "feature_set": "V8", "description": "System instructions", "operands": [ { "kind": "PSTATEFIELD", "class": "SYSTEM", "qualifiers": [], "bit_fields": [] }, { "kind": "UIMM4", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "CRm:8:4" ] } ], "flags": "IS_SYS_WRITE", "index": 1222 }, { "mnemonic": "hint", "aliases": [], "opcode": "0xd503201f", "mask": "0xfffff01f", "class": "IC_SYSTEM", "feature_set": "V8", "description": "System instructions", "operands": [ { "kind": "UIMM7", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "CRm:8:4", "op2:5:3" ] } ], "flags": "HAS_ALIAS", "index": 1223 }, { "mnemonic": "nop", "aliases": [ 1223 ], "opcode": "0xd503201f", "mask": "0xffffffff", "class": "IC_SYSTEM", "feature_set": "V8", "description": "System instructions", "operands": [], "flags": "IS_ALIAS", "index": 1224 }, { "mnemonic": "csdb", "aliases": [ 1224, 1223 ], "opcode": "0xd503229f", "mask": "0xffffffff", "class": "IC_SYSTEM", "feature_set": "V8", "description": "System instructions", "operands": [], "flags": "IS_ALIAS", "index": 1225 }, { "mnemonic": "bti", "aliases": [ 1225, 1224, 1223 ], "opcode": "0xd503241f", "mask": "0xffffff3f", "class": "IC_SYSTEM", "feature_set": "V8", "description": "System instructions", "operands": [ { "kind": "BTI_TARGET", "class": "SYSTEM", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS", "index": 1226 }, { "mnemonic": "yield", "aliases": [ 1226, 1225, 1224, 1223 ], "opcode": "0xd503203f", "mask": "0xffffffff", "class": "IC_SYSTEM", "feature_set": "V8", "description": "System instructions", "operands": [], "flags": "IS_ALIAS", "index": 1227 }, { "mnemonic": "wfe", "aliases": [ 1227, 1226, 1225, 1224, 1223 ], "opcode": "0xd503205f", "mask": "0xffffffff", "class": "IC_SYSTEM", "feature_set": "V8", "description": "System instructions", "operands": [], "flags": "IS_ALIAS", "index": 1228 }, { "mnemonic": "wfi", "aliases": [ 1228, 1227, 1226, 1225, 1224, 1223 ], "opcode": "0xd503207f", "mask": "0xffffffff", "class": "IC_SYSTEM", "feature_set": "V8", "description": "System instructions", "operands": [], "flags": "IS_ALIAS", "index": 1229 }, { "mnemonic": "sev", "aliases": [ 1229, 1228, 1227, 1226, 1225, 1224, 1223 ], "opcode": "0xd503209f", "mask": "0xffffffff", "class": "IC_SYSTEM", "feature_set": "V8", "description": "System instructions", "operands": [], "flags": "IS_ALIAS", "index": 1230 }, { "mnemonic": "sevl", "aliases": [ 1230, 1229, 1228, 1227, 1226, 1225, 1224, 1223 ], "opcode": "0xd50320bf", "mask": "0xffffffff", "class": "IC_SYSTEM", "feature_set": "V8", "description": "System instructions", "operands": [], "flags": "IS_ALIAS", "index": 1231 }, { "mnemonic": "dgh", "aliases": [], "opcode": "0xd50320df", "mask": "0xffffffff", "class": "IC_SYSTEM", "feature_set": "V8", "description": "System instructions", "operands": [], "flags": "", "index": 1232 }, { "mnemonic": "xpaclri", "aliases": [ 1231, 1230, 1229, 1228, 1227, 1226, 1225, 1224, 1223 ], "opcode": "0xd50320ff", "mask": "0xffffffff", "class": "IC_SYSTEM", "feature_set": "V8", "description": "System instructions", "operands": [], "flags": "IS_ALIAS", "index": 1233 }, { "mnemonic": "pacia1716", "aliases": [ 1233, 1231, 1230, 1229, 1228, 1227, 1226, 1225, 1224, 1223 ], "opcode": "0xd503211f", "mask": "0xffffffff", "class": "IC_SYSTEM", "feature_set": "V8", "description": "System instructions", "operands": [], "flags": "IS_ALIAS", "index": 1234 }, { "mnemonic": "pacib1716", "aliases": [ 1234, 1233, 1231, 1230, 1229, 1228, 1227, 1226, 1225, 1224, 1223 ], "opcode": "0xd503215f", "mask": "0xffffffff", "class": "IC_SYSTEM", "feature_set": "V8", "description": "System instructions", "operands": [], "flags": "IS_ALIAS", "index": 1235 }, { "mnemonic": "autia1716", "aliases": [ 1235, 1234, 1233, 1231, 1230, 1229, 1228, 1227, 1226, 1225, 1224, 1223 ], "opcode": "0xd503219f", "mask": "0xffffffff", "class": "IC_SYSTEM", "feature_set": "V8", "description": "System instructions", "operands": [], "flags": "IS_ALIAS", "index": 1236 }, { "mnemonic": "autib1716", "aliases": [ 1236, 1235, 1234, 1233, 1231, 1230, 1229, 1228, 1227, 1226, 1225, 1224, 1223 ], "opcode": "0xd50321df", "mask": "0xffffffff", "class": "IC_SYSTEM", "feature_set": "V8", "description": "System instructions", "operands": [], "flags": "IS_ALIAS", "index": 1237 }, { "mnemonic": "esb", "aliases": [ 1237, 1236, 1235, 1234, 1233, 1231, 1230, 1229, 1228, 1227, 1226, 1225, 1224, 1223 ], "opcode": "0xd503221f", "mask": "0xffffffff", "class": "IC_SYSTEM", "feature_set": "V8", "description": "System instructions", "operands": [], "flags": "IS_ALIAS", "index": 1238 }, { "mnemonic": "psb", "aliases": [ 1238, 1237, 1236, 1235, 1234, 1233, 1231, 1230, 1229, 1228, 1227, 1226, 1225, 1224, 1223 ], "opcode": "0xd503223f", "mask": "0xffffffff", "class": "IC_SYSTEM", "feature_set": "V8", "description": "System instructions", "operands": [ { "kind": "BARRIER_PSB", "class": "SYSTEM", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS", "index": 1239 }, { "mnemonic": "tsb", "aliases": [ 1239, 1238, 1237, 1236, 1235, 1234, 1233, 1231, 1230, 1229, 1228, 1227, 1226, 1225, 1224, 1223 ], "opcode": "0xd503225f", "mask": "0xffffffff", "class": "IC_SYSTEM", "feature_set": "V8", "description": "System instructions", "operands": [ { "kind": "BARRIER_PSB", "class": "SYSTEM", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS", "index": 1240 }, { "mnemonic": "clearbhb", "aliases": [ 1240, 1239, 1238, 1237, 1236, 1235, 1234, 1233, 1231, 1230, 1229, 1228, 1227, 1226, 1225, 1224, 1223 ], "opcode": "0xd50322df", "mask": "0xffffffff", "class": "IC_SYSTEM", "feature_set": "V8", "description": "System instructions", "operands": [], "flags": "IS_ALIAS", "index": 1241 }, { "mnemonic": "clrex", "aliases": [], "opcode": "0xd503305f", "mask": "0xfffff0ff", "class": "IC_SYSTEM", "feature_set": "V8", "description": "System instructions", "operands": [ { "kind": "UIMM4", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "CRm:8:4" ] } ], "flags": "", "index": 1242 }, { "mnemonic": "dsb", "aliases": [], "opcode": "0xd503309f", "mask": "0xfffff0ff", "class": "IC_SYSTEM", "feature_set": "V8", "description": "System instructions", "operands": [ { "kind": "BARRIER", "class": "SYSTEM", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ALIAS", "index": 1243 }, { "mnemonic": "dsb", "aliases": [], "opcode": "0xd503323f", "mask": "0xfffff3ff", "class": "IC_SYSTEM", "feature_set": "XS", "description": "System instructions", "operands": [ { "kind": "BARRIER_DSB_NXS", "class": "SYSTEM", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ALIAS", "index": 1244 }, { "mnemonic": "dfb", "aliases": [ 1243 ], "opcode": "0xd5033c9f", "mask": "0xffffffff", "class": "IC_SYSTEM", "feature_set": "V8R", "description": "System instructions", "operands": [], "flags": "IS_ALIAS", "index": 1245 }, { "mnemonic": "ssbb", "aliases": [ 1245, 1243 ], "opcode": "0xd503309f", "mask": "0xffffffff", "class": "IC_SYSTEM", "feature_set": "V8", "description": "System instructions", "operands": [], "flags": "IS_ALIAS", "index": 1246 }, { "mnemonic": "pssbb", "aliases": [ 1246, 1245, 1243 ], "opcode": "0xd503349f", "mask": "0xffffffff", "class": "IC_SYSTEM", "feature_set": "V8", "description": "System instructions", "operands": [], "flags": "IS_ALIAS", "index": 1247 }, { "mnemonic": "dmb", "aliases": [], "opcode": "0xd50330bf", "mask": "0xfffff0ff", "class": "IC_SYSTEM", "feature_set": "V8", "description": "System instructions", "operands": [ { "kind": "BARRIER", "class": "SYSTEM", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1248 }, { "mnemonic": "isb", "aliases": [], "opcode": "0xd50330df", "mask": "0xfffff0ff", "class": "IC_SYSTEM", "feature_set": "V8", "description": "System instructions", "operands": [ { "kind": "BARRIER_ISB", "class": "SYSTEM", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1249 }, { "mnemonic": "sb", "aliases": [], "opcode": "0xd50330ff", "mask": "0xffffffff", "class": "IC_SYSTEM", "feature_set": "SB", "description": "System instructions", "operands": [], "flags": "", "index": 1250 }, { "mnemonic": "gcspushx", "aliases": [], "opcode": "0xd508779f", "mask": "0xffffffff", "class": "GCS", "feature_set": "GCS", "description": "GCS instructions", "operands": [], "flags": "", "index": 1251 }, { "mnemonic": "gcspopx", "aliases": [], "opcode": "0xd50877df", "mask": "0xffffffff", "class": "GCS", "feature_set": "GCS", "description": "GCS instructions", "operands": [], "flags": "", "index": 1252 }, { "mnemonic": "gcspopcx", "aliases": [], "opcode": "0xd50877bf", "mask": "0xffffffff", "class": "GCS", "feature_set": "GCS", "description": "GCS instructions", "operands": [], "flags": "", "index": 1253 }, { "mnemonic": "gcsss1", "aliases": [], "opcode": "0xd50b7740", "mask": "0xffffffe0", "class": "GCS", "feature_set": "GCS", "description": "GCS instructions", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] } ], "flags": "", "index": 1254 }, { "mnemonic": "gcspushm", "aliases": [], "opcode": "0xd50b7700", "mask": "0xffffffe0", "class": "GCS", "feature_set": "GCS", "description": "GCS instructions", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] } ], "flags": "", "index": 1255 }, { "mnemonic": "gcsss2", "aliases": [], "opcode": "0xd52b7760", "mask": "0xffffffe0", "class": "GCS", "feature_set": "GCS", "description": "GCS instructions", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] } ], "flags": "", "index": 1256 }, { "mnemonic": "gcspopm", "aliases": [], "opcode": "0xd52b773f", "mask": "0xffffffff", "class": "GCS", "feature_set": "GCS", "description": "GCS instructions", "operands": [], "flags": "", "index": 1257 }, { "mnemonic": "gcspopm", "aliases": [], "opcode": "0xd52b7720", "mask": "0xffffffe0", "class": "GCS", "feature_set": "GCS", "description": "GCS instructions", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] } ], "flags": "", "index": 1258 }, { "mnemonic": "gcsstr", "aliases": [], "opcode": "0xd91f0c00", "mask": "0xfffffc00", "class": "GCS", "feature_set": "GCS", "description": "GCS instructions", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "Rn_SP", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 1259 }, { "mnemonic": "gcssttr", "aliases": [], "opcode": "0xd91f1c00", "mask": "0xfffffc00", "class": "GCS", "feature_set": "GCS", "description": "GCS instructions", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "Rn_SP", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 1260 }, { "mnemonic": "gcsb", "aliases": [ 1241, 1240, 1239, 1238, 1237, 1236, 1235, 1234, 1233, 1231, 1230, 1229, 1228, 1227, 1226, 1225, 1224, 1223 ], "opcode": "0xd503227f", "mask": "0xffffffff", "class": "IC_SYSTEM", "feature_set": "V8", "description": "System instructions", "operands": [ { "kind": "BARRIER_GCSB", "class": "SYSTEM", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS", "index": 1261 }, { "mnemonic": "sys", "aliases": [], "opcode": "0xd5080000", "mask": "0xfff80000", "class": "IC_SYSTEM", "feature_set": "V8", "description": "System instructions", "operands": [ { "kind": "UIMM3_OP1", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "op1:16:3" ] }, { "kind": "CRn", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "CRn:12:4" ] }, { "kind": "CRm", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "CRm:8:4" ] }, { "kind": "UIMM3_OP2", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "op2:5:3" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [], "bit_fields": [ "Rt:0:5" ] } ], "flags": "HAS_ALIAS", "index": 1262 }, { "mnemonic": "sysp", "aliases": [], "opcode": "0xd5480000", "mask": "0xfff80000", "class": "IC_SYSTEM", "feature_set": "D128", "description": "System instructions", "operands": [ { "kind": "UIMM3_OP1", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "op1:16:3" ] }, { "kind": "CRn", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "CRn:12:4" ] }, { "kind": "CRm", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "CRm:8:4" ] }, { "kind": "UIMM3_OP2", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "op2:5:3" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [], "bit_fields": [ "Rt:0:5" ] }, { "kind": "PAIRREG_OR_XZR", "class": "INT_REG", "qualifiers": [], "bit_fields": [] } ], "flags": "HAS_ALIAS|HAS_NARROW", "index": 1263 }, { "mnemonic": "at", "aliases": [ 1262 ], "opcode": "0xd5080000", "mask": "0xfff80000", "class": "IC_SYSTEM", "feature_set": "V8", "description": "System instructions", "operands": [ { "kind": "SYSREG_AT", "class": "SYSTEM", "qualifiers": [], "bit_fields": [] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [], "bit_fields": [ "Rt:0:5" ] } ], "flags": "IS_ALIAS", "index": 1264 }, { "mnemonic": "dc", "aliases": [ 1264, 1262 ], "opcode": "0xd5080000", "mask": "0xfff80000", "class": "IC_SYSTEM", "feature_set": "V8", "description": "System instructions", "operands": [ { "kind": "SYSREG_DC", "class": "SYSTEM", "qualifiers": [], "bit_fields": [] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [], "bit_fields": [ "Rt:0:5" ] } ], "flags": "IS_ALIAS", "index": 1265 }, { "mnemonic": "ic", "aliases": [ 1265, 1264, 1262 ], "opcode": "0xd5080000", "mask": "0xfff80000", "class": "IC_SYSTEM", "feature_set": "V8", "description": "System instructions", "operands": [ { "kind": "SYSREG_IC", "class": "SYSTEM", "qualifiers": [], "bit_fields": [] }, { "kind": "Rt_SYS", "class": "INT_REG", "qualifiers": [], "bit_fields": [ "Rt:0:5" ] } ], "flags": "IS_ALIAS", "index": 1266 }, { "mnemonic": "tlbi", "aliases": [ 1266, 1265, 1264, 1262 ], "opcode": "0xd5080000", "mask": "0xfff80000", "class": "IC_SYSTEM", "feature_set": "V8", "description": "System instructions", "operands": [ { "kind": "SYSREG_TLBI", "class": "SYSTEM", "qualifiers": [], "bit_fields": [] }, { "kind": "Rt_SYS", "class": "INT_REG", "qualifiers": [], "bit_fields": [ "Rt:0:5" ] } ], "flags": "IS_ALIAS", "index": 1267 }, { "mnemonic": "tlbip", "aliases": [ 1263 ], "opcode": "0xd5480000", "mask": "0xfff80000", "class": "IC_SYSTEM", "feature_set": "D128", "description": "System instructions", "operands": [ { "kind": "SYSREG_TLBIP", "class": "SYSTEM", "qualifiers": [], "bit_fields": [] }, { "kind": "Rt_SYS", "class": "INT_REG", "qualifiers": [], "bit_fields": [ "Rt:0:5" ] }, { "kind": "PAIRREG_OR_XZR", "class": "INT_REG", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS", "index": 1268 }, { "mnemonic": "wfet", "aliases": [], "opcode": "0xd5031000", "mask": "0xffffffe0", "class": "IC_SYSTEM", "feature_set": "WFXT", "description": "System instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] } ], "flags": "HAS_ALIAS", "index": 1269 }, { "mnemonic": "wfit", "aliases": [], "opcode": "0xd5031020", "mask": "0xffffffe0", "class": "IC_SYSTEM", "feature_set": "WFXT", "description": "System instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] } ], "flags": "HAS_ALIAS", "index": 1270 }, { "mnemonic": "cfp", "aliases": [ 1267, 1266, 1265, 1264, 1262 ], "opcode": "0xd50b7380", "mask": "0xffffffe0", "class": "IC_SYSTEM", "feature_set": "PREDRES", "description": "System instructions", "operands": [ { "kind": "SYSREG_SR", "class": "SYSTEM", "qualifiers": [], "bit_fields": [] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [], "bit_fields": [ "Rt:0:5" ] } ], "flags": "IS_ALIAS", "index": 1271 }, { "mnemonic": "dvp", "aliases": [ 1271, 1267, 1266, 1265, 1264, 1262 ], "opcode": "0xd50b73a0", "mask": "0xffffffe0", "class": "IC_SYSTEM", "feature_set": "PREDRES", "description": "System instructions", "operands": [ { "kind": "SYSREG_SR", "class": "SYSTEM", "qualifiers": [], "bit_fields": [] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [], "bit_fields": [ "Rt:0:5" ] } ], "flags": "IS_ALIAS", "index": 1272 }, { "mnemonic": "cpp", "aliases": [ 1272, 1271, 1267, 1266, 1265, 1264, 1262 ], "opcode": "0xd50b73e0", "mask": "0xffffffe0", "class": "IC_SYSTEM", "feature_set": "PREDRES", "description": "System instructions", "operands": [ { "kind": "SYSREG_SR", "class": "SYSTEM", "qualifiers": [], "bit_fields": [] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [], "bit_fields": [ "Rt:0:5" ] } ], "flags": "IS_ALIAS", "index": 1273 }, { "mnemonic": "cosp", "aliases": [ 1273, 1272, 1271, 1267, 1266, 1265, 1264, 1262 ], "opcode": "0xd50b73c0", "mask": "0xffffffe0", "class": "IC_SYSTEM", "feature_set": "PREDRES2", "description": "System instructions", "operands": [ { "kind": "SYSREG_SR", "class": "SYSTEM", "qualifiers": [], "bit_fields": [] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [], "bit_fields": [ "Rt:0:5" ] } ], "flags": "IS_ALIAS", "index": 1274 }, { "mnemonic": "cfinv", "aliases": [], "opcode": "0xd500401f", "mask": "0xffffffff", "class": "IC_SYSTEM", "feature_set": "FLAGM", "description": "System instructions", "operands": [], "flags": "", "index": 1275 }, { "mnemonic": "msr", "aliases": [], "opcode": "0xd5000000", "mask": "0xffe00000", "class": "IC_SYSTEM", "feature_set": "V8", "description": "System instructions", "operands": [ { "kind": "SYSREG", "class": "SYSTEM", "qualifiers": [], "bit_fields": [] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [], "bit_fields": [ "Rt:0:5" ] } ], "flags": "IS_SYS_WRITE", "index": 1276 }, { "mnemonic": "sysl", "aliases": [], "opcode": "0xd5280000", "mask": "0xfff80000", "class": "IC_SYSTEM", "feature_set": "V8", "description": "System instructions", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "UIMM3_OP1", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "op1:16:3" ] }, { "kind": "CRn", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "CRn:12:4" ] }, { "kind": "CRm", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "CRm:8:4" ] }, { "kind": "UIMM3_OP2", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "op2:5:3" ] } ], "flags": "", "index": 1277 }, { "mnemonic": "mrs", "aliases": [], "opcode": "0xd5200000", "mask": "0xffe00000", "class": "IC_SYSTEM", "feature_set": "V8", "description": "System instructions", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "SYSREG", "class": "SYSTEM", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_SYS_READ", "index": 1278 }, { "mnemonic": "mrrs", "aliases": [], "opcode": "0xd5700000", "mask": "0xfff00000", "class": "IC_SYSTEM", "feature_set": "D128", "description": "System instructions", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "PAIRREG", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [] }, { "kind": "SYSREG128", "class": "SYSTEM", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_SYS_READ", "index": 1279 }, { "mnemonic": "msrr", "aliases": [], "opcode": "0xd5500000", "mask": "0xfff00000", "class": "IC_SYSTEM", "feature_set": "D128", "description": "System instructions", "operands": [ { "kind": "SYSREG128", "class": "SYSTEM", "qualifiers": [], "bit_fields": [] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [], "bit_fields": [ "Rt:0:5" ] }, { "kind": "PAIRREG", "class": "INT_REG", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_SYS_WRITE", "index": 1280 }, { "mnemonic": "paciaz", "aliases": [ 1261, 1241, 1240, 1239, 1238, 1237, 1236, 1235, 1234, 1233, 1231, 1230, 1229, 1228, 1227, 1226, 1225, 1224, 1223 ], "opcode": "0xd503231f", "mask": "0xffffffff", "class": "IC_SYSTEM", "feature_set": "V8", "description": "System instructions", "operands": [], "flags": "IS_ALIAS", "index": 1281 }, { "mnemonic": "paciasp", "aliases": [ 1281, 1261, 1241, 1240, 1239, 1238, 1237, 1236, 1235, 1234, 1233, 1231, 1230, 1229, 1228, 1227, 1226, 1225, 1224, 1223 ], "opcode": "0xd503233f", "mask": "0xffffffff", "class": "IC_SYSTEM", "feature_set": "V8", "description": "System instructions", "operands": [], "flags": "IS_ALIAS", "index": 1282 }, { "mnemonic": "pacibz", "aliases": [ 1282, 1281, 1261, 1241, 1240, 1239, 1238, 1237, 1236, 1235, 1234, 1233, 1231, 1230, 1229, 1228, 1227, 1226, 1225, 1224, 1223 ], "opcode": "0xd503235f", "mask": "0xffffffff", "class": "IC_SYSTEM", "feature_set": "V8", "description": "System instructions", "operands": [], "flags": "IS_ALIAS", "index": 1283 }, { "mnemonic": "pacibsp", "aliases": [ 1283, 1282, 1281, 1261, 1241, 1240, 1239, 1238, 1237, 1236, 1235, 1234, 1233, 1231, 1230, 1229, 1228, 1227, 1226, 1225, 1224, 1223 ], "opcode": "0xd503237f", "mask": "0xffffffff", "class": "IC_SYSTEM", "feature_set": "V8", "description": "System instructions", "operands": [], "flags": "IS_ALIAS", "index": 1284 }, { "mnemonic": "autiaz", "aliases": [ 1284, 1283, 1282, 1281, 1261, 1241, 1240, 1239, 1238, 1237, 1236, 1235, 1234, 1233, 1231, 1230, 1229, 1228, 1227, 1226, 1225, 1224, 1223 ], "opcode": "0xd503239f", "mask": "0xffffffff", "class": "IC_SYSTEM", "feature_set": "V8", "description": "System instructions", "operands": [], "flags": "IS_ALIAS", "index": 1285 }, { "mnemonic": "autiasp", "aliases": [ 1285, 1284, 1283, 1282, 1281, 1261, 1241, 1240, 1239, 1238, 1237, 1236, 1235, 1234, 1233, 1231, 1230, 1229, 1228, 1227, 1226, 1225, 1224, 1223 ], "opcode": "0xd50323bf", "mask": "0xffffffff", "class": "IC_SYSTEM", "feature_set": "V8", "description": "System instructions", "operands": [], "flags": "IS_ALIAS", "index": 1286 }, { "mnemonic": "autibz", "aliases": [ 1286, 1285, 1284, 1283, 1282, 1281, 1261, 1241, 1240, 1239, 1238, 1237, 1236, 1235, 1234, 1233, 1231, 1230, 1229, 1228, 1227, 1226, 1225, 1224, 1223 ], "opcode": "0xd50323df", "mask": "0xffffffff", "class": "IC_SYSTEM", "feature_set": "V8", "description": "System instructions", "operands": [], "flags": "IS_ALIAS", "index": 1287 }, { "mnemonic": "autibsp", "aliases": [ 1287, 1286, 1285, 1284, 1283, 1282, 1281, 1261, 1241, 1240, 1239, 1238, 1237, 1236, 1235, 1234, 1233, 1231, 1230, 1229, 1228, 1227, 1226, 1225, 1224, 1223 ], "opcode": "0xd50323ff", "mask": "0xffffffff", "class": "IC_SYSTEM", "feature_set": "V8", "description": "System instructions", "operands": [], "flags": "IS_ALIAS", "index": 1288 }, { "mnemonic": "tbz", "aliases": [], "opcode": "0x36000000", "mask": "0x7f000000", "class": "TESTBRANCH", "feature_set": "V8", "description": "Test & branch (immediate)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "BIT_NUM", "class": "IMMEDIATE", "qualifiers": [ "imm_0_63" ], "bit_fields": [ "b5:31:1", "b40:19:5" ] }, { "kind": "ADDR_PCREL14", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "imm14:5:14" ] } ], "flags": "HAS_SF_FIELD", "index": 1289 }, { "mnemonic": "tbnz", "aliases": [], "opcode": "0x37000000", "mask": "0x7f000000", "class": "TESTBRANCH", "feature_set": "V8", "description": "Test & branch (immediate)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "BIT_NUM", "class": "IMMEDIATE", "qualifiers": [ "imm_0_63" ], "bit_fields": [ "b5:31:1", "b40:19:5" ] }, { "kind": "ADDR_PCREL14", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "imm14:5:14" ] } ], "flags": "HAS_SF_FIELD", "index": 1290 }, { "mnemonic": "beq", "aliases": [ 657 ], "opcode": "0x54000000", "mask": "0xff00001f", "class": "CONDBRANCH", "feature_set": "V8", "description": "Conditional branch (immediate)", "operands": [ { "kind": "ADDR_PCREL19", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "imm19:5:19" ] } ], "flags": "IS_ALIAS", "index": 1291 }, { "mnemonic": "bne", "aliases": [ 657 ], "opcode": "0x54000001", "mask": "0xff00001f", "class": "CONDBRANCH", "feature_set": "V8", "description": "Conditional branch (immediate)", "operands": [ { "kind": "ADDR_PCREL19", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "imm19:5:19" ] } ], "flags": "IS_ALIAS", "index": 1292 }, { "mnemonic": "bcs", "aliases": [ 657 ], "opcode": "0x54000002", "mask": "0xff00001f", "class": "CONDBRANCH", "feature_set": "V8", "description": "Conditional branch (immediate)", "operands": [ { "kind": "ADDR_PCREL19", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "imm19:5:19" ] } ], "flags": "IS_ALIAS", "index": 1293 }, { "mnemonic": "bhs", "aliases": [ 657 ], "opcode": "0x54000002", "mask": "0xff00001f", "class": "CONDBRANCH", "feature_set": "V8", "description": "Conditional branch (immediate)", "operands": [ { "kind": "ADDR_PCREL19", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "imm19:5:19" ] } ], "flags": "IS_ALIAS", "index": 1294 }, { "mnemonic": "bcc", "aliases": [ 657 ], "opcode": "0x54000003", "mask": "0xff00001f", "class": "CONDBRANCH", "feature_set": "V8", "description": "Conditional branch (immediate)", "operands": [ { "kind": "ADDR_PCREL19", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "imm19:5:19" ] } ], "flags": "IS_ALIAS", "index": 1295 }, { "mnemonic": "blo", "aliases": [ 657 ], "opcode": "0x54000003", "mask": "0xff00001f", "class": "CONDBRANCH", "feature_set": "V8", "description": "Conditional branch (immediate)", "operands": [ { "kind": "ADDR_PCREL19", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "imm19:5:19" ] } ], "flags": "IS_ALIAS", "index": 1296 }, { "mnemonic": "bmi", "aliases": [ 657 ], "opcode": "0x54000004", "mask": "0xff00001f", "class": "CONDBRANCH", "feature_set": "V8", "description": "Conditional branch (immediate)", "operands": [ { "kind": "ADDR_PCREL19", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "imm19:5:19" ] } ], "flags": "IS_ALIAS", "index": 1297 }, { "mnemonic": "bpl", "aliases": [ 657 ], "opcode": "0x54000005", "mask": "0xff00001f", "class": "CONDBRANCH", "feature_set": "V8", "description": "Conditional branch (immediate)", "operands": [ { "kind": "ADDR_PCREL19", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "imm19:5:19" ] } ], "flags": "IS_ALIAS", "index": 1298 }, { "mnemonic": "bvs", "aliases": [ 657 ], "opcode": "0x54000006", "mask": "0xff00001f", "class": "CONDBRANCH", "feature_set": "V8", "description": "Conditional branch (immediate)", "operands": [ { "kind": "ADDR_PCREL19", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "imm19:5:19" ] } ], "flags": "IS_ALIAS", "index": 1299 }, { "mnemonic": "bvc", "aliases": [ 657 ], "opcode": "0x54000007", "mask": "0xff00001f", "class": "CONDBRANCH", "feature_set": "V8", "description": "Conditional branch (immediate)", "operands": [ { "kind": "ADDR_PCREL19", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "imm19:5:19" ] } ], "flags": "IS_ALIAS", "index": 1300 }, { "mnemonic": "bhi", "aliases": [ 657 ], "opcode": "0x54000008", "mask": "0xff00001f", "class": "CONDBRANCH", "feature_set": "V8", "description": "Conditional branch (immediate)", "operands": [ { "kind": "ADDR_PCREL19", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "imm19:5:19" ] } ], "flags": "IS_ALIAS", "index": 1301 }, { "mnemonic": "bls", "aliases": [ 657 ], "opcode": "0x54000009", "mask": "0xff00001f", "class": "CONDBRANCH", "feature_set": "V8", "description": "Conditional branch (immediate)", "operands": [ { "kind": "ADDR_PCREL19", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "imm19:5:19" ] } ], "flags": "IS_ALIAS", "index": 1302 }, { "mnemonic": "bge", "aliases": [ 657 ], "opcode": "0x5400000a", "mask": "0xff00001f", "class": "CONDBRANCH", "feature_set": "V8", "description": "Conditional branch (immediate)", "operands": [ { "kind": "ADDR_PCREL19", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "imm19:5:19" ] } ], "flags": "IS_ALIAS", "index": 1303 }, { "mnemonic": "blt", "aliases": [ 657 ], "opcode": "0x5400000b", "mask": "0xff00001f", "class": "CONDBRANCH", "feature_set": "V8", "description": "Conditional branch (immediate)", "operands": [ { "kind": "ADDR_PCREL19", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "imm19:5:19" ] } ], "flags": "IS_ALIAS", "index": 1304 }, { "mnemonic": "bgt", "aliases": [ 657 ], "opcode": "0x5400000c", "mask": "0xff00001f", "class": "CONDBRANCH", "feature_set": "V8", "description": "Conditional branch (immediate)", "operands": [ { "kind": "ADDR_PCREL19", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "imm19:5:19" ] } ], "flags": "IS_ALIAS", "index": 1305 }, { "mnemonic": "ble", "aliases": [ 657 ], "opcode": "0x5400000d", "mask": "0xff00001f", "class": "CONDBRANCH", "feature_set": "V8", "description": "Conditional branch (immediate)", "operands": [ { "kind": "ADDR_PCREL19", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "imm19:5:19" ] } ], "flags": "IS_ALIAS", "index": 1306 }, { "mnemonic": "fmov", "aliases": [ 1477 ], "opcode": "0x2539c000", "mask": "0xff3fe000", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_FPIMM8", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_imm8:5:8" ] } ], "flags": "IS_ALIAS", "index": 1307 }, { "mnemonic": "fmov", "aliases": [ 1454 ], "opcode": "0x0510c000", "mask": "0xff30e000", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg4_16", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg4_16:16:4" ] }, { "kind": "SVE_FPIMM8", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_imm8:5:8" ] } ], "flags": "IS_ALIAS", "index": 1308 }, { "mnemonic": "mov", "aliases": [ 1809 ], "opcode": "0x04603000", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "IS_ALIAS|HAS_SPEC_DECODE_RULES", "index": 1309 }, { "mnemonic": "mov", "aliases": [ 1420 ], "opcode": "0x05202000", "mask": "0xff20fc00", "class": "SVE_INDEX", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D", "S_Q" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_VZn", "class": "SIMD_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D", "S_Q" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "IS_ALIAS|HAS_SPEC_DECODE_RULES", "index": 1310 }, { "mnemonic": "mov", "aliases": [ 1419 ], "opcode": "0x05203800", "mask": "0xff3ffc00", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "Rn_SP", "class": "INT_REG", "qualifiers": [ "W", "W", "W", "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "IS_ALIAS", "index": 1311 }, { "mnemonic": "mov", "aliases": [ 1812 ], "opcode": "0x25804000", "mask": "0xfff0c210", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pn", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pn:5:4" ] } ], "flags": "IS_ALIAS|HAS_SPEC_DECODE_RULES", "index": 1312 }, { "mnemonic": "mov", "aliases": [ 1312, 1812 ], "opcode": "0x25804000", "mask": "0xfff0c210", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_PNd", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_PNn", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pn:5:4" ] } ], "flags": "IS_ALIAS|HAS_SPEC_DECODE_RULES", "index": 1313 }, { "mnemonic": "mov", "aliases": [ 1310, 1420 ], "opcode": "0x05202000", "mask": "0xff20fc00", "class": "SVE_INDEX", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D", "S_Q" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn_INDEX", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D", "S_Q" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "IS_ALIAS|HAS_SPEC_DECODE_RULES", "index": 1314 }, { "mnemonic": "mov", "aliases": [ 1422 ], "opcode": "0x05c00000", "mask": "0xfffc0000", "class": "SVE_LIMM", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_LIMM_MOV", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_N:17:1", "SVE_immr:11:6", "SVE_imms:5:6" ] } ], "flags": "IS_ALIAS", "index": 1315 }, { "mnemonic": "mov", "aliases": [ 1421 ], "opcode": "0x2538c000", "mask": "0xff3fc000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_ASIMM", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_imm9:5:9" ] } ], "flags": "IS_ALIAS", "index": 1316 }, { "mnemonic": "mov", "aliases": [ 1405 ], "opcode": "0x05208000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Vn", "class": "SIMD_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Vn:5:5" ] } ], "flags": "IS_ALIAS", "index": 1317 }, { "mnemonic": "mov", "aliases": [ 1876 ], "opcode": "0x0520c000", "mask": "0xff20c000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg4_10", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg4_10:10:4" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "IS_ALIAS|HAS_SPEC_DECODE_RULES", "index": 1318 }, { "mnemonic": "mov", "aliases": [ 1406 ], "opcode": "0x0528a000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "Rn_SP", "class": "INT_REG", "qualifiers": [ "W", "W", "W", "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "IS_ALIAS", "index": 1319 }, { "mnemonic": "mov", "aliases": [ 1339 ], "opcode": "0x25004000", "mask": "0xfff0c210", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg4_10", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg4_10:10:4" ] }, { "kind": "SVE_Pn", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pn:5:4" ] } ], "flags": "IS_ALIAS|HAS_SPEC_DECODE_RULES", "index": 1320 }, { "mnemonic": "mov", "aliases": [ 1877 ], "opcode": "0x25004210", "mask": "0xfff0c210", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg4_10", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg4_10:10:4" ] }, { "kind": "SVE_Pn", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pn:5:4" ] } ], "flags": "IS_ALIAS|HAS_SPEC_DECODE_RULES", "index": 1321 }, { "mnemonic": "mov", "aliases": [ 1407 ], "opcode": "0x05100000", "mask": "0xff308000", "class": "SVE_CPY", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_B", "S_H", "S_H", "S_S", "S_S", "S_D", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg4_16", "class": "PRED_REG", "qualifiers": [ "P_Z", "P_M", "P_Z", "P_M", "P_Z", "P_M", "P_Z", "P_M" ], "bit_fields": [ "SVE_Pg4_16:16:4" ] }, { "kind": "SVE_ASIMM", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_imm9:5:9" ] } ], "flags": "IS_ALIAS", "index": 1322 }, { "mnemonic": "movs", "aliases": [ 1813 ], "opcode": "0x25c04000", "mask": "0xfff0c210", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pn", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pn:5:4" ] } ], "flags": "IS_ALIAS|HAS_SPEC_DECODE_RULES", "index": 1323 }, { "mnemonic": "movs", "aliases": [ 1340 ], "opcode": "0x25404000", "mask": "0xfff0c210", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg4_10", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg4_10:10:4" ] }, { "kind": "SVE_Pn", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pn:5:4" ] } ], "flags": "IS_ALIAS|HAS_SPEC_DECODE_RULES", "index": 1324 }, { "mnemonic": "not", "aliases": [ 1426 ], "opcode": "0x25004200", "mask": "0xfff0c210", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg4_10", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg4_10:10:4" ] }, { "kind": "SVE_Pn", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pn:5:4" ] } ], "flags": "IS_ALIAS|HAS_SPEC_DECODE_RULES", "index": 1325 }, { "mnemonic": "nots", "aliases": [ 1427 ], "opcode": "0x25404200", "mask": "0xfff0c210", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg4_10", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg4_10:10:4" ] }, { "kind": "SVE_Pn", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pn:5:4" ] } ], "flags": "IS_ALIAS|HAS_SPEC_DECODE_RULES", "index": 1326 }, { "mnemonic": "abs", "aliases": [], "opcode": "0x0416a000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1327 }, { "mnemonic": "add", "aliases": [], "opcode": "0x04200000", "mask": "0xff20fc00", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 1328 }, { "mnemonic": "add", "aliases": [], "opcode": "0x2520c000", "mask": "0xff3fc000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_AIMM", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_imm9:5:9" ] } ], "flags": "", "index": 1329 }, { "mnemonic": "add", "aliases": [], "opcode": "0x04000000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_5:5:5" ] } ], "flags": "", "index": 1330 }, { "mnemonic": "addpl", "aliases": [], "opcode": "0x04605000", "mask": "0xffe0f800", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd_SP", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_Rn_SP", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "SVE_Rn:16:5" ] }, { "kind": "SVE_SIMM6", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_imms:5:6" ] } ], "flags": "", "index": 1331 }, { "mnemonic": "addvl", "aliases": [], "opcode": "0x04205000", "mask": "0xffe0f800", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd_SP", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_Rn_SP", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "SVE_Rn:16:5" ] }, { "kind": "SVE_SIMM6", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_imms:5:6" ] } ], "flags": "", "index": 1332 }, { "mnemonic": "adr", "aliases": [], "opcode": "0x0420a000", "mask": "0xffe0f000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_ADDR_ZZ_SXTW", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5", "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 1333 }, { "mnemonic": "adr", "aliases": [], "opcode": "0x0460a000", "mask": "0xffe0f000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_ADDR_ZZ_UXTW", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5", "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 1334 }, { "mnemonic": "adr", "aliases": [], "opcode": "0x04a0a000", "mask": "0xffa0f000", "class": "SVE_SIZE_SD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_ADDR_ZZ_LSL", "class": "ADDRESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5", "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 1335 }, { "mnemonic": "and", "aliases": [], "opcode": "0x04203000", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 1336 }, { "mnemonic": "and", "aliases": [], "opcode": "0x05800000", "mask": "0xfffc0000", "class": "SVE_LIMM", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_LIMM", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_N:17:1", "SVE_immr:11:6", "SVE_imms:5:6" ] } ], "flags": "HAS_ALIAS", "index": 1337 }, { "mnemonic": "and", "aliases": [], "opcode": "0x041a0000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_5:5:5" ] } ], "flags": "", "index": 1338 }, { "mnemonic": "and", "aliases": [], "opcode": "0x25004000", "mask": "0xfff0c210", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg4_10", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg4_10:10:4" ] }, { "kind": "SVE_Pn", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pn:5:4" ] }, { "kind": "SVE_Pm", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pm:16:4" ] } ], "flags": "HAS_ALIAS", "index": 1339 }, { "mnemonic": "ands", "aliases": [], "opcode": "0x25404000", "mask": "0xfff0c210", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg4_10", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg4_10:10:4" ] }, { "kind": "SVE_Pn", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pn:5:4" ] }, { "kind": "SVE_Pm", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pm:16:4" ] } ], "flags": "HAS_ALIAS", "index": 1340 }, { "mnemonic": "andv", "aliases": [], "opcode": "0x041a2000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Vd", "class": "SIMD_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Vd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1341 }, { "mnemonic": "asr", "aliases": [], "opcode": "0x04208000", "mask": "0xff20fc00", "class": "SVE_SIZE_BHS", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_D", "S_D", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 1342 }, { "mnemonic": "asr", "aliases": [], "opcode": "0x04209000", "mask": "0xff20fc00", "class": "SVE_SHIFT_UNPRED", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_SHRIMM_UNPRED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_tszh:22:2", "imm5:16:5" ] } ], "flags": "", "index": 1343 }, { "mnemonic": "asr", "aliases": [], "opcode": "0x04108000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_5:5:5" ] } ], "flags": "", "index": 1344 }, { "mnemonic": "asr", "aliases": [], "opcode": "0x04188000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHS", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [ "S_D", "S_D", "S_D" ], "bit_fields": [ "SVE_Zm_5:5:5" ] } ], "flags": "", "index": 1345 }, { "mnemonic": "asr", "aliases": [], "opcode": "0x04008000", "mask": "0xff3fe000", "class": "SVE_SHIFT_PRED", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_SHRIMM_PRED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_tszh:22:2", "SVE_imm5:5:5" ] } ], "flags": "", "index": 1346 }, { "mnemonic": "asrd", "aliases": [], "opcode": "0x04048000", "mask": "0xff3fe000", "class": "SVE_SHIFT_PRED", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_SHRIMM_PRED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_tszh:22:2", "SVE_imm5:5:5" ] } ], "flags": "", "index": 1347 }, { "mnemonic": "asrr", "aliases": [], "opcode": "0x04148000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_5:5:5" ] } ], "flags": "", "index": 1348 }, { "mnemonic": "bic", "aliases": [], "opcode": "0x04e03000", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 1349 }, { "mnemonic": "bic", "aliases": [], "opcode": "0x041b0000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_5:5:5" ] } ], "flags": "", "index": 1350 }, { "mnemonic": "bic", "aliases": [], "opcode": "0x25004010", "mask": "0xfff0c210", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg4_10", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg4_10:10:4" ] }, { "kind": "SVE_Pn", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pn:5:4" ] }, { "kind": "SVE_Pm", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pm:16:4" ] } ], "flags": "", "index": 1351 }, { "mnemonic": "bics", "aliases": [], "opcode": "0x25404010", "mask": "0xfff0c210", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg4_10", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg4_10:10:4" ] }, { "kind": "SVE_Pn", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pn:5:4" ] }, { "kind": "SVE_Pm", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pm:16:4" ] } ], "flags": "", "index": 1352 }, { "mnemonic": "brka", "aliases": [], "opcode": "0x25104000", "mask": "0xffffc200", "class": "SVE_PRED_ZM", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_B" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg4_10", "class": "PRED_REG", "qualifiers": [ "P_Z", "P_M" ], "bit_fields": [ "SVE_Pg4_10:10:4" ] }, { "kind": "SVE_Pn", "class": "PRED_REG", "qualifiers": [ "S_B", "S_B" ], "bit_fields": [ "SVE_Pn:5:4" ] } ], "flags": "", "index": 1353 }, { "mnemonic": "brkas", "aliases": [], "opcode": "0x25504000", "mask": "0xffffc210", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg4_10", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg4_10:10:4" ] }, { "kind": "SVE_Pn", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pn:5:4" ] } ], "flags": "", "index": 1354 }, { "mnemonic": "brkb", "aliases": [], "opcode": "0x25904000", "mask": "0xffffc200", "class": "SVE_PRED_ZM", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_B" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg4_10", "class": "PRED_REG", "qualifiers": [ "P_Z", "P_M" ], "bit_fields": [ "SVE_Pg4_10:10:4" ] }, { "kind": "SVE_Pn", "class": "PRED_REG", "qualifiers": [ "S_B", "S_B" ], "bit_fields": [ "SVE_Pn:5:4" ] } ], "flags": "", "index": 1355 }, { "mnemonic": "brkbs", "aliases": [], "opcode": "0x25d04000", "mask": "0xffffc210", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg4_10", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg4_10:10:4" ] }, { "kind": "SVE_Pn", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pn:5:4" ] } ], "flags": "", "index": 1356 }, { "mnemonic": "brkn", "aliases": [], "opcode": "0x25184000", "mask": "0xffffc210", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg4_10", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg4_10:10:4" ] }, { "kind": "SVE_Pn", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pn:5:4" ] }, { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pd:0:4" ] } ], "flags": "", "index": 1357 }, { "mnemonic": "brkns", "aliases": [], "opcode": "0x25584000", "mask": "0xffffc210", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg4_10", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg4_10:10:4" ] }, { "kind": "SVE_Pn", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pn:5:4" ] }, { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pd:0:4" ] } ], "flags": "", "index": 1358 }, { "mnemonic": "brkpa", "aliases": [], "opcode": "0x2500c000", "mask": "0xfff0c210", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg4_10", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg4_10:10:4" ] }, { "kind": "SVE_Pn", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pn:5:4" ] }, { "kind": "SVE_Pm", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pm:16:4" ] } ], "flags": "", "index": 1359 }, { "mnemonic": "brkpas", "aliases": [], "opcode": "0x2540c000", "mask": "0xfff0c210", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg4_10", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg4_10:10:4" ] }, { "kind": "SVE_Pn", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pn:5:4" ] }, { "kind": "SVE_Pm", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pm:16:4" ] } ], "flags": "", "index": 1360 }, { "mnemonic": "brkpb", "aliases": [], "opcode": "0x2500c010", "mask": "0xfff0c210", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg4_10", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg4_10:10:4" ] }, { "kind": "SVE_Pn", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pn:5:4" ] }, { "kind": "SVE_Pm", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pm:16:4" ] } ], "flags": "", "index": 1361 }, { "mnemonic": "brkpbs", "aliases": [], "opcode": "0x2540c010", "mask": "0xfff0c210", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg4_10", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg4_10:10:4" ] }, { "kind": "SVE_Pn", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pn:5:4" ] }, { "kind": "SVE_Pm", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pm:16:4" ] } ], "flags": "", "index": 1362 }, { "mnemonic": "clasta", "aliases": [], "opcode": "0x05288000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SVE_Zm_5:5:5" ] } ], "flags": "", "index": 1363 }, { "mnemonic": "clasta", "aliases": [], "opcode": "0x052a8000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Vd", "class": "SIMD_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Vd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Vd", "class": "SIMD_REG", "qualifiers": [], "bit_fields": [ "SVE_Vd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SVE_Zm_5:5:5" ] } ], "flags": "", "index": 1364 }, { "mnemonic": "clasta", "aliases": [], "opcode": "0x0530a000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "W", "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "Rd", "class": "INT_REG", "qualifiers": [], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SVE_Zm_5:5:5" ] } ], "flags": "", "index": 1365 }, { "mnemonic": "clastb", "aliases": [], "opcode": "0x05298000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SVE_Zm_5:5:5" ] } ], "flags": "", "index": 1366 }, { "mnemonic": "clastb", "aliases": [], "opcode": "0x052b8000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Vd", "class": "SIMD_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Vd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Vd", "class": "SIMD_REG", "qualifiers": [], "bit_fields": [ "SVE_Vd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SVE_Zm_5:5:5" ] } ], "flags": "", "index": 1367 }, { "mnemonic": "clastb", "aliases": [], "opcode": "0x0531a000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "W", "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "Rd", "class": "INT_REG", "qualifiers": [], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SVE_Zm_5:5:5" ] } ], "flags": "", "index": 1368 }, { "mnemonic": "cls", "aliases": [], "opcode": "0x0418a000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1369 }, { "mnemonic": "clz", "aliases": [], "opcode": "0x0419a000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1370 }, { "mnemonic": "cmpeq", "aliases": [], "opcode": "0x24002000", "mask": "0xff20e010", "class": "SVE_SIZE_BHS", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z", "P_Z", "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_D", "S_D", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 1371 }, { "mnemonic": "cmpeq", "aliases": [], "opcode": "0x2400a000", "mask": "0xff20e010", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z", "P_Z", "P_Z", "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 1372 }, { "mnemonic": "cmpeq", "aliases": [], "opcode": "0x25008000", "mask": "0xff20e010", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z", "P_Z", "P_Z", "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SIMM5", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "imm5:16:5" ] } ], "flags": "", "index": 1373 }, { "mnemonic": "cmpge", "aliases": [], "opcode": "0x24004000", "mask": "0xff20e010", "class": "SVE_SIZE_BHS", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z", "P_Z", "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_D", "S_D", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 1374 }, { "mnemonic": "cmpge", "aliases": [], "opcode": "0x24008000", "mask": "0xff20e010", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z", "P_Z", "P_Z", "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "HAS_ALIAS", "index": 1375 }, { "mnemonic": "cmpge", "aliases": [], "opcode": "0x25000000", "mask": "0xff20e010", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z", "P_Z", "P_Z", "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SIMM5", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "imm5:16:5" ] } ], "flags": "", "index": 1376 }, { "mnemonic": "cmpgt", "aliases": [], "opcode": "0x24004010", "mask": "0xff20e010", "class": "SVE_SIZE_BHS", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z", "P_Z", "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_D", "S_D", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 1377 }, { "mnemonic": "cmpgt", "aliases": [], "opcode": "0x24008010", "mask": "0xff20e010", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z", "P_Z", "P_Z", "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "HAS_ALIAS", "index": 1378 }, { "mnemonic": "cmpgt", "aliases": [], "opcode": "0x25000010", "mask": "0xff20e010", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z", "P_Z", "P_Z", "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SIMM5", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "imm5:16:5" ] } ], "flags": "", "index": 1379 }, { "mnemonic": "cmphi", "aliases": [], "opcode": "0x24000010", "mask": "0xff20e010", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z", "P_Z", "P_Z", "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "HAS_ALIAS", "index": 1380 }, { "mnemonic": "cmphi", "aliases": [], "opcode": "0x2400c010", "mask": "0xff20e010", "class": "SVE_SIZE_BHS", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z", "P_Z", "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_D", "S_D", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 1381 }, { "mnemonic": "cmphi", "aliases": [], "opcode": "0x24200010", "mask": "0xff202010", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z", "P_Z", "P_Z", "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_UIMM7", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_imm7:14:7" ] } ], "flags": "", "index": 1382 }, { "mnemonic": "cmphs", "aliases": [], "opcode": "0x24000000", "mask": "0xff20e010", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z", "P_Z", "P_Z", "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "HAS_ALIAS", "index": 1383 }, { "mnemonic": "cmphs", "aliases": [], "opcode": "0x2400c000", "mask": "0xff20e010", "class": "SVE_SIZE_BHS", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z", "P_Z", "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_D", "S_D", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 1384 }, { "mnemonic": "cmphs", "aliases": [], "opcode": "0x24200000", "mask": "0xff202010", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z", "P_Z", "P_Z", "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_UIMM7", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_imm7:14:7" ] } ], "flags": "", "index": 1385 }, { "mnemonic": "cmple", "aliases": [], "opcode": "0x24006010", "mask": "0xff20e010", "class": "SVE_SIZE_BHS", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z", "P_Z", "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_D", "S_D", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 1386 }, { "mnemonic": "cmple", "aliases": [], "opcode": "0x25002010", "mask": "0xff20e010", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z", "P_Z", "P_Z", "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SIMM5", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "imm5:16:5" ] } ], "flags": "", "index": 1387 }, { "mnemonic": "cmplo", "aliases": [], "opcode": "0x2400e000", "mask": "0xff20e010", "class": "SVE_SIZE_BHS", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z", "P_Z", "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_D", "S_D", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 1388 }, { "mnemonic": "cmplo", "aliases": [], "opcode": "0x24202000", "mask": "0xff202010", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z", "P_Z", "P_Z", "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_UIMM7", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_imm7:14:7" ] } ], "flags": "", "index": 1389 }, { "mnemonic": "cmpls", "aliases": [], "opcode": "0x2400e010", "mask": "0xff20e010", "class": "SVE_SIZE_BHS", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z", "P_Z", "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_D", "S_D", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 1390 }, { "mnemonic": "cmpls", "aliases": [], "opcode": "0x24202010", "mask": "0xff202010", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z", "P_Z", "P_Z", "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_UIMM7", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_imm7:14:7" ] } ], "flags": "", "index": 1391 }, { "mnemonic": "cmplt", "aliases": [], "opcode": "0x24006000", "mask": "0xff20e010", "class": "SVE_SIZE_BHS", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z", "P_Z", "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_D", "S_D", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 1392 }, { "mnemonic": "cmplt", "aliases": [], "opcode": "0x25002000", "mask": "0xff20e010", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z", "P_Z", "P_Z", "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SIMM5", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "imm5:16:5" ] } ], "flags": "", "index": 1393 }, { "mnemonic": "cmpne", "aliases": [], "opcode": "0x24002010", "mask": "0xff20e010", "class": "SVE_SIZE_BHS", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z", "P_Z", "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_D", "S_D", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 1394 }, { "mnemonic": "cmpne", "aliases": [], "opcode": "0x2400a010", "mask": "0xff20e010", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z", "P_Z", "P_Z", "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 1395 }, { "mnemonic": "cmpne", "aliases": [], "opcode": "0x25008010", "mask": "0xff20e010", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z", "P_Z", "P_Z", "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SIMM5", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "imm5:16:5" ] } ], "flags": "", "index": 1396 }, { "mnemonic": "cnot", "aliases": [], "opcode": "0x041ba000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1397 }, { "mnemonic": "cnt", "aliases": [], "opcode": "0x041aa000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1398 }, { "mnemonic": "cntb", "aliases": [], "opcode": "0x0420e000", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 1399 }, { "mnemonic": "cntd", "aliases": [], "opcode": "0x04e0e000", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 1400 }, { "mnemonic": "cnth", "aliases": [], "opcode": "0x0460e000", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 1401 }, { "mnemonic": "cntp", "aliases": [], "opcode": "0x25208000", "mask": "0xff3fc200", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_Pg4_10", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg4_10:10:4" ] }, { "kind": "SVE_Pn", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pn:5:4" ] } ], "flags": "", "index": 1402 }, { "mnemonic": "cntw", "aliases": [], "opcode": "0x04a0e000", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 1403 }, { "mnemonic": "compact", "aliases": [], "opcode": "0x05a18000", "mask": "0xffbfe000", "class": "SVE_SIZE_SD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1404 }, { "mnemonic": "cpy", "aliases": [], "opcode": "0x05208000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Vn", "class": "SIMD_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Vn:5:5" ] } ], "flags": "HAS_ALIAS", "index": 1405 }, { "mnemonic": "cpy", "aliases": [], "opcode": "0x0528a000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "Rn_SP", "class": "INT_REG", "qualifiers": [ "W", "W", "W", "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_ALIAS", "index": 1406 }, { "mnemonic": "cpy", "aliases": [], "opcode": "0x05100000", "mask": "0xff308000", "class": "SVE_CPY", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_B", "S_H", "S_H", "S_S", "S_S", "S_D", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg4_16", "class": "PRED_REG", "qualifiers": [ "P_Z", "P_M", "P_Z", "P_M", "P_Z", "P_M", "P_Z", "P_M" ], "bit_fields": [ "SVE_Pg4_16:16:4" ] }, { "kind": "SVE_ASIMM", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_imm9:5:9" ] } ], "flags": "HAS_ALIAS", "index": 1407 }, { "mnemonic": "ctermeq", "aliases": [], "opcode": "0x25a02000", "mask": "0xffa0fc1f", "class": "SVE_SIZE_SD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 1408 }, { "mnemonic": "ctermne", "aliases": [], "opcode": "0x25a02010", "mask": "0xffa0fc1f", "class": "SVE_SIZE_SD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 1409 }, { "mnemonic": "decb", "aliases": [], "opcode": "0x0430e400", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 1410 }, { "mnemonic": "decd", "aliases": [], "opcode": "0x04f0c400", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 1411 }, { "mnemonic": "decd", "aliases": [], "opcode": "0x04f0e400", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 1412 }, { "mnemonic": "dech", "aliases": [], "opcode": "0x0470c400", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 1413 }, { "mnemonic": "dech", "aliases": [], "opcode": "0x0470e400", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 1414 }, { "mnemonic": "decp", "aliases": [], "opcode": "0x252d8000", "mask": "0xff3ffe00", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg4_5", "class": "PRED_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pg4_5:5:4" ] } ], "flags": "", "index": 1415 }, { "mnemonic": "decp", "aliases": [], "opcode": "0x252d8800", "mask": "0xff3ffe00", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_Pg4_5", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pg4_5:5:4" ] } ], "flags": "", "index": 1416 }, { "mnemonic": "decw", "aliases": [], "opcode": "0x04b0c400", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 1417 }, { "mnemonic": "decw", "aliases": [], "opcode": "0x04b0e400", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 1418 }, { "mnemonic": "dup", "aliases": [], "opcode": "0x05203800", "mask": "0xff3ffc00", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "Rn_SP", "class": "INT_REG", "qualifiers": [ "W", "W", "W", "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_ALIAS", "index": 1419 }, { "mnemonic": "dup", "aliases": [], "opcode": "0x05202000", "mask": "0xff20fc00", "class": "SVE_INDEX", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D", "S_Q" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn_INDEX", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D", "S_Q" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "HAS_ALIAS", "index": 1420 }, { "mnemonic": "dup", "aliases": [], "opcode": "0x2538c000", "mask": "0xff3fc000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_ASIMM", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_imm9:5:9" ] } ], "flags": "HAS_ALIAS", "index": 1421 }, { "mnemonic": "dupm", "aliases": [], "opcode": "0x05c00000", "mask": "0xfffc0000", "class": "SVE_LIMM", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_LIMM", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_N:17:1", "SVE_immr:11:6", "SVE_imms:5:6" ] } ], "flags": "HAS_ALIAS", "index": 1422 }, { "mnemonic": "eor", "aliases": [], "opcode": "0x04a03000", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 1423 }, { "mnemonic": "eor", "aliases": [], "opcode": "0x05400000", "mask": "0xfffc0000", "class": "SVE_LIMM", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_LIMM", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_N:17:1", "SVE_immr:11:6", "SVE_imms:5:6" ] } ], "flags": "HAS_ALIAS", "index": 1424 }, { "mnemonic": "eor", "aliases": [], "opcode": "0x04190000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_5:5:5" ] } ], "flags": "", "index": 1425 }, { "mnemonic": "eor", "aliases": [], "opcode": "0x25004200", "mask": "0xfff0c210", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg4_10", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg4_10:10:4" ] }, { "kind": "SVE_Pn", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pn:5:4" ] }, { "kind": "SVE_Pm", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pm:16:4" ] } ], "flags": "HAS_ALIAS", "index": 1426 }, { "mnemonic": "eors", "aliases": [], "opcode": "0x25404200", "mask": "0xfff0c210", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg4_10", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg4_10:10:4" ] }, { "kind": "SVE_Pn", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pn:5:4" ] }, { "kind": "SVE_Pm", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pm:16:4" ] } ], "flags": "HAS_ALIAS", "index": 1427 }, { "mnemonic": "eorv", "aliases": [], "opcode": "0x04192000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Vd", "class": "SIMD_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Vd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1428 }, { "mnemonic": "ext", "aliases": [], "opcode": "0x05200000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zm_5:5:5" ] }, { "kind": "SVE_UIMM8_53", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "imm5:16:5", "imm3_10:10:3" ] } ], "flags": "", "index": 1429 }, { "mnemonic": "fabd", "aliases": [], "opcode": "0x65088000", "mask": "0xff3fe000", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_5:5:5" ] } ], "flags": "", "index": 1430 }, { "mnemonic": "fabs", "aliases": [], "opcode": "0x041ca000", "mask": "0xff3fe000", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1431 }, { "mnemonic": "facge", "aliases": [], "opcode": "0x6500c010", "mask": "0xff20e010", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z", "P_Z", "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "HAS_ALIAS", "index": 1432 }, { "mnemonic": "facgt", "aliases": [], "opcode": "0x6500e010", "mask": "0xff20e010", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z", "P_Z", "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "HAS_ALIAS", "index": 1433 }, { "mnemonic": "fadd", "aliases": [], "opcode": "0x65000000", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 1434 }, { "mnemonic": "fadd", "aliases": [], "opcode": "0x65008000", "mask": "0xff3fe000", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_5:5:5" ] } ], "flags": "", "index": 1435 }, { "mnemonic": "fadd", "aliases": [], "opcode": "0x65188000", "mask": "0xff3fe3c0", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_I1_HALF_ONE", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_i1:5:1" ] } ], "flags": "", "index": 1436 }, { "mnemonic": "fadda", "aliases": [], "opcode": "0x65182000", "mask": "0xff3fe000", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Vd", "class": "SIMD_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Vd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Vd", "class": "SIMD_REG", "qualifiers": [], "bit_fields": [ "SVE_Vd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SVE_Zm_5:5:5" ] } ], "flags": "", "index": 1437 }, { "mnemonic": "faddv", "aliases": [], "opcode": "0x65002000", "mask": "0xff3fe000", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Vd", "class": "SIMD_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Vd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1438 }, { "mnemonic": "fcadd", "aliases": [], "opcode": "0x64008000", "mask": "0xff3ee000", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_5:5:5" ] }, { "kind": "SVE_IMM_ROT1", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_rot1:16:1" ] } ], "flags": "", "index": 1439 }, { "mnemonic": "fcmla", "aliases": [], "opcode": "0x64000000", "mask": "0xff208000", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] }, { "kind": "IMM_ROT2", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "rotate2:13:2" ] } ], "flags": "", "index": 1440 }, { "mnemonic": "fcmla", "aliases": [], "opcode": "0x64a01000", "mask": "0xffe0f000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_INDEX", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zm_16:16:5" ] }, { "kind": "SVE_IMM_ROT2", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_rot2:10:2" ] } ], "flags": "", "index": 1441 }, { "mnemonic": "fcmla", "aliases": [], "opcode": "0x64e01000", "mask": "0xffe0f000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm4_INDEX", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] }, { "kind": "SVE_IMM_ROT2", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_rot2:10:2" ] } ], "flags": "", "index": 1442 }, { "mnemonic": "fcmeq", "aliases": [], "opcode": "0x65122000", "mask": "0xff3fe010", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z", "P_Z", "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "FPIMM0", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1443 }, { "mnemonic": "fcmeq", "aliases": [], "opcode": "0x65006000", "mask": "0xff20e010", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z", "P_Z", "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 1444 }, { "mnemonic": "fcmge", "aliases": [], "opcode": "0x65102000", "mask": "0xff3fe010", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z", "P_Z", "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "FPIMM0", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1445 }, { "mnemonic": "fcmge", "aliases": [], "opcode": "0x65004000", "mask": "0xff20e010", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z", "P_Z", "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "HAS_ALIAS", "index": 1446 }, { "mnemonic": "fcmgt", "aliases": [], "opcode": "0x65102010", "mask": "0xff3fe010", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z", "P_Z", "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "FPIMM0", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1447 }, { "mnemonic": "fcmgt", "aliases": [], "opcode": "0x65004010", "mask": "0xff20e010", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z", "P_Z", "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "HAS_ALIAS", "index": 1448 }, { "mnemonic": "fcmle", "aliases": [], "opcode": "0x65112010", "mask": "0xff3fe010", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z", "P_Z", "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "FPIMM0", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1449 }, { "mnemonic": "fcmlt", "aliases": [], "opcode": "0x65112000", "mask": "0xff3fe010", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z", "P_Z", "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "FPIMM0", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1450 }, { "mnemonic": "fcmne", "aliases": [], "opcode": "0x65132000", "mask": "0xff3fe010", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z", "P_Z", "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "FPIMM0", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 1451 }, { "mnemonic": "fcmne", "aliases": [], "opcode": "0x65006010", "mask": "0xff20e010", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z", "P_Z", "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 1452 }, { "mnemonic": "fcmuo", "aliases": [], "opcode": "0x6500c000", "mask": "0xff20e010", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z", "P_Z", "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 1453 }, { "mnemonic": "fcpy", "aliases": [], "opcode": "0x0510c000", "mask": "0xff30e000", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg4_16", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg4_16:16:4" ] }, { "kind": "SVE_FPIMM8", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_imm8:5:8" ] } ], "flags": "HAS_ALIAS", "index": 1454 }, { "mnemonic": "fcvt", "aliases": [], "opcode": "0x6588a000", "mask": "0xffffe000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1455 }, { "mnemonic": "fcvt", "aliases": [], "opcode": "0x6589a000", "mask": "0xffffe000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1456 }, { "mnemonic": "fcvt", "aliases": [], "opcode": "0x65c8a000", "mask": "0xffffe000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1457 }, { "mnemonic": "fcvt", "aliases": [], "opcode": "0x65c9a000", "mask": "0xffffe000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1458 }, { "mnemonic": "fcvt", "aliases": [], "opcode": "0x65caa000", "mask": "0xffffe000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1459 }, { "mnemonic": "fcvt", "aliases": [], "opcode": "0x65cba000", "mask": "0xffffe000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1460 }, { "mnemonic": "fcvtzs", "aliases": [], "opcode": "0x655aa000", "mask": "0xffffe000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1461 }, { "mnemonic": "fcvtzs", "aliases": [], "opcode": "0x655ca000", "mask": "0xffffe000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1462 }, { "mnemonic": "fcvtzs", "aliases": [], "opcode": "0x655ea000", "mask": "0xffffe000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1463 }, { "mnemonic": "fcvtzs", "aliases": [], "opcode": "0x659ca000", "mask": "0xffffe000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1464 }, { "mnemonic": "fcvtzs", "aliases": [], "opcode": "0x65d8a000", "mask": "0xffffe000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1465 }, { "mnemonic": "fcvtzs", "aliases": [], "opcode": "0x65dca000", "mask": "0xffffe000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1466 }, { "mnemonic": "fcvtzs", "aliases": [], "opcode": "0x65dea000", "mask": "0xffffe000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1467 }, { "mnemonic": "fcvtzu", "aliases": [], "opcode": "0x655ba000", "mask": "0xffffe000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1468 }, { "mnemonic": "fcvtzu", "aliases": [], "opcode": "0x655da000", "mask": "0xffffe000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1469 }, { "mnemonic": "fcvtzu", "aliases": [], "opcode": "0x655fa000", "mask": "0xffffe000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1470 }, { "mnemonic": "fcvtzu", "aliases": [], "opcode": "0x659da000", "mask": "0xffffe000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1471 }, { "mnemonic": "fcvtzu", "aliases": [], "opcode": "0x65d9a000", "mask": "0xffffe000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1472 }, { "mnemonic": "fcvtzu", "aliases": [], "opcode": "0x65dda000", "mask": "0xffffe000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1473 }, { "mnemonic": "fcvtzu", "aliases": [], "opcode": "0x65dfa000", "mask": "0xffffe000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1474 }, { "mnemonic": "fdiv", "aliases": [], "opcode": "0x650d8000", "mask": "0xff3fe000", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_5:5:5" ] } ], "flags": "", "index": 1475 }, { "mnemonic": "fdivr", "aliases": [], "opcode": "0x650c8000", "mask": "0xff3fe000", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_5:5:5" ] } ], "flags": "", "index": 1476 }, { "mnemonic": "fdup", "aliases": [], "opcode": "0x2539c000", "mask": "0xff3fe000", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_FPIMM8", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_imm8:5:8" ] } ], "flags": "HAS_ALIAS", "index": 1477 }, { "mnemonic": "fexpa", "aliases": [], "opcode": "0x0420b800", "mask": "0xff3ffc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1478 }, { "mnemonic": "fmad", "aliases": [], "opcode": "0x65208000", "mask": "0xff20e000", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_5:5:5" ] }, { "kind": "SVE_Za_16", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Za_16:16:5" ] } ], "flags": "", "index": 1479 }, { "mnemonic": "fmax", "aliases": [], "opcode": "0x65068000", "mask": "0xff3fe000", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_5:5:5" ] } ], "flags": "", "index": 1480 }, { "mnemonic": "fmax", "aliases": [], "opcode": "0x651e8000", "mask": "0xff3fe3c0", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_I1_ZERO_ONE", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_i1:5:1" ] } ], "flags": "", "index": 1481 }, { "mnemonic": "fmaxnm", "aliases": [], "opcode": "0x65048000", "mask": "0xff3fe000", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_5:5:5" ] } ], "flags": "", "index": 1482 }, { "mnemonic": "fmaxnm", "aliases": [], "opcode": "0x651c8000", "mask": "0xff3fe3c0", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_I1_ZERO_ONE", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_i1:5:1" ] } ], "flags": "", "index": 1483 }, { "mnemonic": "fmaxnmv", "aliases": [], "opcode": "0x65042000", "mask": "0xff3fe000", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Vd", "class": "SIMD_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Vd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1484 }, { "mnemonic": "fmaxv", "aliases": [], "opcode": "0x65062000", "mask": "0xff3fe000", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Vd", "class": "SIMD_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Vd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1485 }, { "mnemonic": "fmin", "aliases": [], "opcode": "0x65078000", "mask": "0xff3fe000", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_5:5:5" ] } ], "flags": "", "index": 1486 }, { "mnemonic": "fmin", "aliases": [], "opcode": "0x651f8000", "mask": "0xff3fe3c0", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_I1_ZERO_ONE", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_i1:5:1" ] } ], "flags": "", "index": 1487 }, { "mnemonic": "fminnm", "aliases": [], "opcode": "0x65058000", "mask": "0xff3fe000", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_5:5:5" ] } ], "flags": "", "index": 1488 }, { "mnemonic": "fminnm", "aliases": [], "opcode": "0x651d8000", "mask": "0xff3fe3c0", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_I1_ZERO_ONE", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_i1:5:1" ] } ], "flags": "", "index": 1489 }, { "mnemonic": "fminnmv", "aliases": [], "opcode": "0x65052000", "mask": "0xff3fe000", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Vd", "class": "SIMD_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Vd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1490 }, { "mnemonic": "fminv", "aliases": [], "opcode": "0x65072000", "mask": "0xff3fe000", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Vd", "class": "SIMD_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Vd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1491 }, { "mnemonic": "fmla", "aliases": [], "opcode": "0x65200000", "mask": "0xff20e000", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 1492 }, { "mnemonic": "fmla", "aliases": [], "opcode": "0x64200000", "mask": "0xffa0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_22_INDEX", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_i3h:22:1", "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 1493 }, { "mnemonic": "fmla", "aliases": [], "opcode": "0x64a00000", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_INDEX", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 1494 }, { "mnemonic": "fmla", "aliases": [], "opcode": "0x64e00000", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm4_INDEX", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 1495 }, { "mnemonic": "fmls", "aliases": [], "opcode": "0x65202000", "mask": "0xff20e000", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 1496 }, { "mnemonic": "fmls", "aliases": [], "opcode": "0x64200400", "mask": "0xffa0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_22_INDEX", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_i3h:22:1", "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 1497 }, { "mnemonic": "fmls", "aliases": [], "opcode": "0x64a00400", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_INDEX", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 1498 }, { "mnemonic": "fmls", "aliases": [], "opcode": "0x64e00400", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm4_INDEX", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 1499 }, { "mnemonic": "fmsb", "aliases": [], "opcode": "0x6520a000", "mask": "0xff20e000", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_5:5:5" ] }, { "kind": "SVE_Za_16", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Za_16:16:5" ] } ], "flags": "", "index": 1500 }, { "mnemonic": "fmul", "aliases": [], "opcode": "0x65000800", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 1501 }, { "mnemonic": "fmul", "aliases": [], "opcode": "0x65028000", "mask": "0xff3fe000", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_5:5:5" ] } ], "flags": "", "index": 1502 }, { "mnemonic": "fmul", "aliases": [], "opcode": "0x651a8000", "mask": "0xff3fe3c0", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_I1_HALF_TWO", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_i1:5:1" ] } ], "flags": "", "index": 1503 }, { "mnemonic": "fmul", "aliases": [], "opcode": "0x64202000", "mask": "0xffa0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_22_INDEX", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_i3h:22:1", "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 1504 }, { "mnemonic": "fmul", "aliases": [], "opcode": "0x64a02000", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_INDEX", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 1505 }, { "mnemonic": "fmul", "aliases": [], "opcode": "0x64e02000", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm4_INDEX", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 1506 }, { "mnemonic": "fmulx", "aliases": [], "opcode": "0x650a8000", "mask": "0xff3fe000", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_5:5:5" ] } ], "flags": "", "index": 1507 }, { "mnemonic": "fneg", "aliases": [], "opcode": "0x041da000", "mask": "0xff3fe000", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1508 }, { "mnemonic": "fnmad", "aliases": [], "opcode": "0x6520c000", "mask": "0xff20e000", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_5:5:5" ] }, { "kind": "SVE_Za_16", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Za_16:16:5" ] } ], "flags": "", "index": 1509 }, { "mnemonic": "fnmla", "aliases": [], "opcode": "0x65204000", "mask": "0xff20e000", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 1510 }, { "mnemonic": "fnmls", "aliases": [], "opcode": "0x65206000", "mask": "0xff20e000", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 1511 }, { "mnemonic": "fnmsb", "aliases": [], "opcode": "0x6520e000", "mask": "0xff20e000", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_5:5:5" ] }, { "kind": "SVE_Za_16", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Za_16:16:5" ] } ], "flags": "", "index": 1512 }, { "mnemonic": "frecpe", "aliases": [], "opcode": "0x650e3000", "mask": "0xff3ffc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1513 }, { "mnemonic": "frecps", "aliases": [], "opcode": "0x65001800", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 1514 }, { "mnemonic": "frecpx", "aliases": [], "opcode": "0x650ca000", "mask": "0xff3fe000", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1515 }, { "mnemonic": "frinta", "aliases": [], "opcode": "0x6504a000", "mask": "0xff3fe000", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1516 }, { "mnemonic": "frinti", "aliases": [], "opcode": "0x6507a000", "mask": "0xff3fe000", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1517 }, { "mnemonic": "frintm", "aliases": [], "opcode": "0x6502a000", "mask": "0xff3fe000", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1518 }, { "mnemonic": "frintn", "aliases": [], "opcode": "0x6500a000", "mask": "0xff3fe000", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1519 }, { "mnemonic": "frintp", "aliases": [], "opcode": "0x6501a000", "mask": "0xff3fe000", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1520 }, { "mnemonic": "frintx", "aliases": [], "opcode": "0x6506a000", "mask": "0xff3fe000", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1521 }, { "mnemonic": "frintz", "aliases": [], "opcode": "0x6503a000", "mask": "0xff3fe000", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1522 }, { "mnemonic": "frsqrte", "aliases": [], "opcode": "0x650f3000", "mask": "0xff3ffc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1523 }, { "mnemonic": "frsqrts", "aliases": [], "opcode": "0x65001c00", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 1524 }, { "mnemonic": "fscale", "aliases": [], "opcode": "0x65098000", "mask": "0xff3fe000", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_5:5:5" ] } ], "flags": "", "index": 1525 }, { "mnemonic": "fsqrt", "aliases": [], "opcode": "0x650da000", "mask": "0xff3fe000", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1526 }, { "mnemonic": "fsub", "aliases": [], "opcode": "0x65000400", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 1527 }, { "mnemonic": "fsub", "aliases": [], "opcode": "0x65018000", "mask": "0xff3fe000", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_5:5:5" ] } ], "flags": "", "index": 1528 }, { "mnemonic": "fsub", "aliases": [], "opcode": "0x65198000", "mask": "0xff3fe3c0", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_I1_HALF_ONE", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_i1:5:1" ] } ], "flags": "", "index": 1529 }, { "mnemonic": "fsubr", "aliases": [], "opcode": "0x65038000", "mask": "0xff3fe000", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_5:5:5" ] } ], "flags": "", "index": 1530 }, { "mnemonic": "fsubr", "aliases": [], "opcode": "0x651b8000", "mask": "0xff3fe3c0", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_I1_HALF_ONE", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_i1:5:1" ] } ], "flags": "", "index": 1531 }, { "mnemonic": "ftmad", "aliases": [], "opcode": "0x65108000", "mask": "0xff38fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_5:5:5" ] }, { "kind": "SVE_UIMM3", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_imm3:16:3" ] } ], "flags": "", "index": 1532 }, { "mnemonic": "ftsmul", "aliases": [], "opcode": "0x65000c00", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 1533 }, { "mnemonic": "ftssel", "aliases": [], "opcode": "0x0420b000", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 1534 }, { "mnemonic": "incb", "aliases": [], "opcode": "0x0430e000", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 1535 }, { "mnemonic": "incd", "aliases": [], "opcode": "0x04f0c000", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 1536 }, { "mnemonic": "incd", "aliases": [], "opcode": "0x04f0e000", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 1537 }, { "mnemonic": "inch", "aliases": [], "opcode": "0x0470c000", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 1538 }, { "mnemonic": "inch", "aliases": [], "opcode": "0x0470e000", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 1539 }, { "mnemonic": "incp", "aliases": [], "opcode": "0x252c8000", "mask": "0xff3ffe00", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg4_5", "class": "PRED_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pg4_5:5:4" ] } ], "flags": "", "index": 1540 }, { "mnemonic": "incp", "aliases": [], "opcode": "0x252c8800", "mask": "0xff3ffe00", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_Pg4_5", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pg4_5:5:4" ] } ], "flags": "", "index": 1541 }, { "mnemonic": "incw", "aliases": [], "opcode": "0x04b0c000", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 1542 }, { "mnemonic": "incw", "aliases": [], "opcode": "0x04b0e000", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 1543 }, { "mnemonic": "index", "aliases": [], "opcode": "0x04204c00", "mask": "0xff20fc00", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "W", "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "W", "W", "W", "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 1544 }, { "mnemonic": "index", "aliases": [], "opcode": "0x04204000", "mask": "0xff20fc00", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_SIMM5", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_imm5:5:5" ] }, { "kind": "SVE_SIMM5B", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_imm5b:16:5" ] } ], "flags": "", "index": 1545 }, { "mnemonic": "index", "aliases": [], "opcode": "0x04204400", "mask": "0xff20fc00", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "W", "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "SIMM5", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "imm5:16:5" ] } ], "flags": "", "index": 1546 }, { "mnemonic": "index", "aliases": [], "opcode": "0x04204800", "mask": "0xff20fc00", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_SIMM5", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_imm5:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 1547 }, { "mnemonic": "insr", "aliases": [], "opcode": "0x05243800", "mask": "0xff3ffc00", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Rm", "class": "INT_REG", "qualifiers": [ "W", "W", "W", "X" ], "bit_fields": [ "SVE_Rm:5:5" ] } ], "flags": "", "index": 1548 }, { "mnemonic": "insr", "aliases": [], "opcode": "0x05343800", "mask": "0xff3ffc00", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Vm", "class": "SIMD_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Vm:5:5" ] } ], "flags": "", "index": 1549 }, { "mnemonic": "lasta", "aliases": [], "opcode": "0x0520a000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "W", "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1550 }, { "mnemonic": "lasta", "aliases": [], "opcode": "0x05228000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Vd", "class": "SIMD_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Vd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1551 }, { "mnemonic": "lastb", "aliases": [], "opcode": "0x0521a000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "W", "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1552 }, { "mnemonic": "lastb", "aliases": [], "opcode": "0x05238000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Vd", "class": "SIMD_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Vd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1553 }, { "mnemonic": "ld1b", "aliases": [], "opcode": "0x84004000", "mask": "0xffa0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW_22", "class": "ADDRESS", "qualifiers": [ "S_S" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_22:22:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1554 }, { "mnemonic": "ld1b", "aliases": [], "opcode": "0xa4004000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1555 }, { "mnemonic": "ld1b", "aliases": [], "opcode": "0xa4204000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1556 }, { "mnemonic": "ld1b", "aliases": [], "opcode": "0xa4404000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1557 }, { "mnemonic": "ld1b", "aliases": [], "opcode": "0xa4604000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1558 }, { "mnemonic": "ld1b", "aliases": [], "opcode": "0xc4004000", "mask": "0xffa0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW_22", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_22:22:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1559 }, { "mnemonic": "ld1b", "aliases": [], "opcode": "0xc440c000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1560 }, { "mnemonic": "ld1b", "aliases": [], "opcode": "0x8420c000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_ZI_U5", "class": "ADDRESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1561 }, { "mnemonic": "ld1b", "aliases": [], "opcode": "0xa400a000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1562 }, { "mnemonic": "ld1b", "aliases": [], "opcode": "0xa420a000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1563 }, { "mnemonic": "ld1b", "aliases": [], "opcode": "0xa440a000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1564 }, { "mnemonic": "ld1b", "aliases": [], "opcode": "0xa460a000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1565 }, { "mnemonic": "ld1b", "aliases": [], "opcode": "0xc420c000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_ZI_U5", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1566 }, { "mnemonic": "ld1d", "aliases": [], "opcode": "0xa5e04000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX_LSL3", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1567 }, { "mnemonic": "ld1d", "aliases": [], "opcode": "0xc5804000", "mask": "0xffa0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW_22", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_22:22:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1568 }, { "mnemonic": "ld1d", "aliases": [], "opcode": "0xc5a04000", "mask": "0xffa0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW3_22", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_22:22:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1569 }, { "mnemonic": "ld1d", "aliases": [], "opcode": "0xc5c0c000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1570 }, { "mnemonic": "ld1d", "aliases": [], "opcode": "0xc5e0c000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_LSL3", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1571 }, { "mnemonic": "ld1d", "aliases": [], "opcode": "0xa5e0a000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1572 }, { "mnemonic": "ld1d", "aliases": [], "opcode": "0xc5a0c000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_ZI_U5x8", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1573 }, { "mnemonic": "ld1h", "aliases": [], "opcode": "0x84804000", "mask": "0xffa0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW_22", "class": "ADDRESS", "qualifiers": [ "S_S" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_22:22:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1574 }, { "mnemonic": "ld1h", "aliases": [], "opcode": "0x84a04000", "mask": "0xffa0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW1_22", "class": "ADDRESS", "qualifiers": [ "S_S" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_22:22:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1575 }, { "mnemonic": "ld1h", "aliases": [], "opcode": "0xa4a04000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX_LSL1", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1576 }, { "mnemonic": "ld1h", "aliases": [], "opcode": "0xa4c04000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX_LSL1", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1577 }, { "mnemonic": "ld1h", "aliases": [], "opcode": "0xa4e04000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX_LSL1", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1578 }, { "mnemonic": "ld1h", "aliases": [], "opcode": "0xc4804000", "mask": "0xffa0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW_22", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_22:22:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1579 }, { "mnemonic": "ld1h", "aliases": [], "opcode": "0xc4a04000", "mask": "0xffa0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW1_22", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_22:22:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1580 }, { "mnemonic": "ld1h", "aliases": [], "opcode": "0xc4c0c000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1581 }, { "mnemonic": "ld1h", "aliases": [], "opcode": "0xc4e0c000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_LSL1", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1582 }, { "mnemonic": "ld1h", "aliases": [], "opcode": "0x84a0c000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_ZI_U5x2", "class": "ADDRESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1583 }, { "mnemonic": "ld1h", "aliases": [], "opcode": "0xa4a0a000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1584 }, { "mnemonic": "ld1h", "aliases": [], "opcode": "0xa4c0a000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1585 }, { "mnemonic": "ld1h", "aliases": [], "opcode": "0xa4e0a000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1586 }, { "mnemonic": "ld1h", "aliases": [], "opcode": "0xc4a0c000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_ZI_U5x2", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1587 }, { "mnemonic": "ld1rb", "aliases": [], "opcode": "0x84408000", "mask": "0xffc0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_U6", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1588 }, { "mnemonic": "ld1rb", "aliases": [], "opcode": "0x8440a000", "mask": "0xffc0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_U6", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1589 }, { "mnemonic": "ld1rb", "aliases": [], "opcode": "0x8440c000", "mask": "0xffc0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_U6", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1590 }, { "mnemonic": "ld1rb", "aliases": [], "opcode": "0x8440e000", "mask": "0xffc0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_U6", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1591 }, { "mnemonic": "ld1rd", "aliases": [], "opcode": "0x85c0e000", "mask": "0xffc0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_U6x8", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1592 }, { "mnemonic": "ld1rh", "aliases": [], "opcode": "0x84c0a000", "mask": "0xffc0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_U6x2", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1593 }, { "mnemonic": "ld1rh", "aliases": [], "opcode": "0x84c0c000", "mask": "0xffc0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_U6x2", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1594 }, { "mnemonic": "ld1rh", "aliases": [], "opcode": "0x84c0e000", "mask": "0xffc0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_U6x2", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1595 }, { "mnemonic": "ld1rqb", "aliases": [], "opcode": "0xa4002000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x16", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1596 }, { "mnemonic": "ld1rqb", "aliases": [], "opcode": "0xa4000000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1597 }, { "mnemonic": "ld1rqd", "aliases": [], "opcode": "0xa5802000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x16", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1598 }, { "mnemonic": "ld1rqd", "aliases": [], "opcode": "0xa5800000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX_LSL3", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1599 }, { "mnemonic": "ld1rqh", "aliases": [], "opcode": "0xa4802000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x16", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1600 }, { "mnemonic": "ld1rqh", "aliases": [], "opcode": "0xa4800000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX_LSL1", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1601 }, { "mnemonic": "ld1rqw", "aliases": [], "opcode": "0xa5002000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x16", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1602 }, { "mnemonic": "ld1rqw", "aliases": [], "opcode": "0xa5000000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX_LSL2", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1603 }, { "mnemonic": "ld1rsb", "aliases": [], "opcode": "0x85c08000", "mask": "0xffc0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_U6", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1604 }, { "mnemonic": "ld1rsb", "aliases": [], "opcode": "0x85c0a000", "mask": "0xffc0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_U6", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1605 }, { "mnemonic": "ld1rsb", "aliases": [], "opcode": "0x85c0c000", "mask": "0xffc0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_U6", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1606 }, { "mnemonic": "ld1rsh", "aliases": [], "opcode": "0x85408000", "mask": "0xffc0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_U6x2", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1607 }, { "mnemonic": "ld1rsh", "aliases": [], "opcode": "0x8540a000", "mask": "0xffc0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_U6x2", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1608 }, { "mnemonic": "ld1rsw", "aliases": [], "opcode": "0x84c08000", "mask": "0xffc0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_U6x4", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1609 }, { "mnemonic": "ld1rw", "aliases": [], "opcode": "0x8540c000", "mask": "0xffc0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_U6x4", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1610 }, { "mnemonic": "ld1rw", "aliases": [], "opcode": "0x8540e000", "mask": "0xffc0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_U6x4", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1611 }, { "mnemonic": "ld1sb", "aliases": [], "opcode": "0x84000000", "mask": "0xffa0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW_22", "class": "ADDRESS", "qualifiers": [ "S_S" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_22:22:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1612 }, { "mnemonic": "ld1sb", "aliases": [], "opcode": "0xa5804000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1613 }, { "mnemonic": "ld1sb", "aliases": [], "opcode": "0xa5a04000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1614 }, { "mnemonic": "ld1sb", "aliases": [], "opcode": "0xa5c04000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1615 }, { "mnemonic": "ld1sb", "aliases": [], "opcode": "0xc4000000", "mask": "0xffa0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW_22", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_22:22:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1616 }, { "mnemonic": "ld1sb", "aliases": [], "opcode": "0xc4408000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1617 }, { "mnemonic": "ld1sb", "aliases": [], "opcode": "0x84208000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_ZI_U5", "class": "ADDRESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1618 }, { "mnemonic": "ld1sb", "aliases": [], "opcode": "0xa580a000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1619 }, { "mnemonic": "ld1sb", "aliases": [], "opcode": "0xa5a0a000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1620 }, { "mnemonic": "ld1sb", "aliases": [], "opcode": "0xa5c0a000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1621 }, { "mnemonic": "ld1sb", "aliases": [], "opcode": "0xc4208000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_ZI_U5", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1622 }, { "mnemonic": "ld1sh", "aliases": [], "opcode": "0x84800000", "mask": "0xffa0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW_22", "class": "ADDRESS", "qualifiers": [ "S_S" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_22:22:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1623 }, { "mnemonic": "ld1sh", "aliases": [], "opcode": "0x84a00000", "mask": "0xffa0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW1_22", "class": "ADDRESS", "qualifiers": [ "S_S" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_22:22:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1624 }, { "mnemonic": "ld1sh", "aliases": [], "opcode": "0xa5004000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX_LSL1", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1625 }, { "mnemonic": "ld1sh", "aliases": [], "opcode": "0xa5204000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX_LSL1", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1626 }, { "mnemonic": "ld1sh", "aliases": [], "opcode": "0xc4800000", "mask": "0xffa0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW_22", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_22:22:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1627 }, { "mnemonic": "ld1sh", "aliases": [], "opcode": "0xc4a00000", "mask": "0xffa0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW1_22", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_22:22:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1628 }, { "mnemonic": "ld1sh", "aliases": [], "opcode": "0xc4c08000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1629 }, { "mnemonic": "ld1sh", "aliases": [], "opcode": "0xc4e08000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_LSL1", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1630 }, { "mnemonic": "ld1sh", "aliases": [], "opcode": "0x84a08000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_ZI_U5x2", "class": "ADDRESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1631 }, { "mnemonic": "ld1sh", "aliases": [], "opcode": "0xa500a000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1632 }, { "mnemonic": "ld1sh", "aliases": [], "opcode": "0xa520a000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1633 }, { "mnemonic": "ld1sh", "aliases": [], "opcode": "0xc4a08000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_ZI_U5x2", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1634 }, { "mnemonic": "ld1sw", "aliases": [], "opcode": "0xa4804000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX_LSL2", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1635 }, { "mnemonic": "ld1sw", "aliases": [], "opcode": "0xc5000000", "mask": "0xffa0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW_22", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_22:22:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1636 }, { "mnemonic": "ld1sw", "aliases": [], "opcode": "0xc5200000", "mask": "0xffa0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW2_22", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_22:22:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1637 }, { "mnemonic": "ld1sw", "aliases": [], "opcode": "0xc5408000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1638 }, { "mnemonic": "ld1sw", "aliases": [], "opcode": "0xc5608000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_LSL2", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1639 }, { "mnemonic": "ld1sw", "aliases": [], "opcode": "0xa480a000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1640 }, { "mnemonic": "ld1sw", "aliases": [], "opcode": "0xc5208000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_ZI_U5x4", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1641 }, { "mnemonic": "ld1w", "aliases": [], "opcode": "0x85004000", "mask": "0xffa0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW_22", "class": "ADDRESS", "qualifiers": [ "S_S" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_22:22:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1642 }, { "mnemonic": "ld1w", "aliases": [], "opcode": "0x85204000", "mask": "0xffa0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW2_22", "class": "ADDRESS", "qualifiers": [ "S_S" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_22:22:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1643 }, { "mnemonic": "ld1w", "aliases": [], "opcode": "0xa5404000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX_LSL2", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1644 }, { "mnemonic": "ld1w", "aliases": [], "opcode": "0xa5604000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX_LSL2", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1645 }, { "mnemonic": "ld1w", "aliases": [], "opcode": "0xc5004000", "mask": "0xffa0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW_22", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_22:22:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1646 }, { "mnemonic": "ld1w", "aliases": [], "opcode": "0xc5204000", "mask": "0xffa0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW2_22", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_22:22:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1647 }, { "mnemonic": "ld1w", "aliases": [], "opcode": "0xc540c000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1648 }, { "mnemonic": "ld1w", "aliases": [], "opcode": "0xc560c000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_LSL2", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1649 }, { "mnemonic": "ld1w", "aliases": [], "opcode": "0x8520c000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_ZI_U5x4", "class": "ADDRESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1650 }, { "mnemonic": "ld1w", "aliases": [], "opcode": "0xa540a000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1651 }, { "mnemonic": "ld1w", "aliases": [], "opcode": "0xa560a000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1652 }, { "mnemonic": "ld1w", "aliases": [], "opcode": "0xc520c000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_ZI_U5x4", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1653 }, { "mnemonic": "ld2b", "aliases": [], "opcode": "0xa420c000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1654 }, { "mnemonic": "ld2b", "aliases": [], "opcode": "0xa420e000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x2xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1655 }, { "mnemonic": "ld2d", "aliases": [], "opcode": "0xa5a0c000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX_LSL3", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1656 }, { "mnemonic": "ld2d", "aliases": [], "opcode": "0xa5a0e000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x2xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1657 }, { "mnemonic": "ld2h", "aliases": [], "opcode": "0xa4a0c000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX_LSL1", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1658 }, { "mnemonic": "ld2h", "aliases": [], "opcode": "0xa4a0e000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x2xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1659 }, { "mnemonic": "ld2w", "aliases": [], "opcode": "0xa520c000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX_LSL2", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1660 }, { "mnemonic": "ld2w", "aliases": [], "opcode": "0xa520e000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x2xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1661 }, { "mnemonic": "ld3b", "aliases": [], "opcode": "0xa440c000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1662 }, { "mnemonic": "ld3b", "aliases": [], "opcode": "0xa440e000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x3xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1663 }, { "mnemonic": "ld3d", "aliases": [], "opcode": "0xa5c0c000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX_LSL3", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1664 }, { "mnemonic": "ld3d", "aliases": [], "opcode": "0xa5c0e000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x3xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1665 }, { "mnemonic": "ld3h", "aliases": [], "opcode": "0xa4c0c000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX_LSL1", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1666 }, { "mnemonic": "ld3h", "aliases": [], "opcode": "0xa4c0e000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x3xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1667 }, { "mnemonic": "ld3w", "aliases": [], "opcode": "0xa540c000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX_LSL2", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1668 }, { "mnemonic": "ld3w", "aliases": [], "opcode": "0xa540e000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x3xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1669 }, { "mnemonic": "ld4b", "aliases": [], "opcode": "0xa460c000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1670 }, { "mnemonic": "ld4b", "aliases": [], "opcode": "0xa460e000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1671 }, { "mnemonic": "ld4d", "aliases": [], "opcode": "0xa5e0c000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX_LSL3", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1672 }, { "mnemonic": "ld4d", "aliases": [], "opcode": "0xa5e0e000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1673 }, { "mnemonic": "ld4h", "aliases": [], "opcode": "0xa4e0c000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX_LSL1", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1674 }, { "mnemonic": "ld4h", "aliases": [], "opcode": "0xa4e0e000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1675 }, { "mnemonic": "ld4w", "aliases": [], "opcode": "0xa560c000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX_LSL2", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1676 }, { "mnemonic": "ld4w", "aliases": [], "opcode": "0xa560e000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1677 }, { "mnemonic": "ldff1b", "aliases": [], "opcode": "0x84006000", "mask": "0xffa0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW_22", "class": "ADDRESS", "qualifiers": [ "S_S" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_22:22:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1678 }, { "mnemonic": "ldff1b", "aliases": [], "opcode": "0xa4006000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1679 }, { "mnemonic": "ldff1b", "aliases": [], "opcode": "0xa4006000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_R", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1680 }, { "mnemonic": "ldff1b", "aliases": [], "opcode": "0xa4206000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1681 }, { "mnemonic": "ldff1b", "aliases": [], "opcode": "0xa4206000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_R", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1682 }, { "mnemonic": "ldff1b", "aliases": [], "opcode": "0xa4406000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1683 }, { "mnemonic": "ldff1b", "aliases": [], "opcode": "0xa4406000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_R", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1684 }, { "mnemonic": "ldff1b", "aliases": [], "opcode": "0xa4606000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1685 }, { "mnemonic": "ldff1b", "aliases": [], "opcode": "0xa4606000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_R", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1686 }, { "mnemonic": "ldff1b", "aliases": [], "opcode": "0xc4006000", "mask": "0xffa0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW_22", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_22:22:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1687 }, { "mnemonic": "ldff1b", "aliases": [], "opcode": "0xc440e000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1688 }, { "mnemonic": "ldff1b", "aliases": [], "opcode": "0x8420e000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_ZI_U5", "class": "ADDRESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1689 }, { "mnemonic": "ldff1b", "aliases": [], "opcode": "0xc420e000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_ZI_U5", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1690 }, { "mnemonic": "ldff1d", "aliases": [], "opcode": "0xa5e06000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL3", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1691 }, { "mnemonic": "ldff1d", "aliases": [], "opcode": "0xa5e06000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_R", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1692 }, { "mnemonic": "ldff1d", "aliases": [], "opcode": "0xc5806000", "mask": "0xffa0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW_22", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_22:22:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1693 }, { "mnemonic": "ldff1d", "aliases": [], "opcode": "0xc5a06000", "mask": "0xffa0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW3_22", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_22:22:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1694 }, { "mnemonic": "ldff1d", "aliases": [], "opcode": "0xc5c0e000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1695 }, { "mnemonic": "ldff1d", "aliases": [], "opcode": "0xc5e0e000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_LSL3", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1696 }, { "mnemonic": "ldff1d", "aliases": [], "opcode": "0xc5a0e000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_ZI_U5x8", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1697 }, { "mnemonic": "ldff1h", "aliases": [], "opcode": "0x84806000", "mask": "0xffa0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW_22", "class": "ADDRESS", "qualifiers": [ "S_S" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_22:22:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1698 }, { "mnemonic": "ldff1h", "aliases": [], "opcode": "0x84a06000", "mask": "0xffa0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW1_22", "class": "ADDRESS", "qualifiers": [ "S_S" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_22:22:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1699 }, { "mnemonic": "ldff1h", "aliases": [], "opcode": "0xa4a06000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL1", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1700 }, { "mnemonic": "ldff1h", "aliases": [], "opcode": "0xa4a06000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_R", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1701 }, { "mnemonic": "ldff1h", "aliases": [], "opcode": "0xa4c06000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL1", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1702 }, { "mnemonic": "ldff1h", "aliases": [], "opcode": "0xa4c06000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_R", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1703 }, { "mnemonic": "ldff1h", "aliases": [], "opcode": "0xa4e06000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL1", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1704 }, { "mnemonic": "ldff1h", "aliases": [], "opcode": "0xa4e06000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_R", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1705 }, { "mnemonic": "ldff1h", "aliases": [], "opcode": "0xc4806000", "mask": "0xffa0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW_22", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_22:22:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1706 }, { "mnemonic": "ldff1h", "aliases": [], "opcode": "0xc4a06000", "mask": "0xffa0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW1_22", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_22:22:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1707 }, { "mnemonic": "ldff1h", "aliases": [], "opcode": "0xc4c0e000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1708 }, { "mnemonic": "ldff1h", "aliases": [], "opcode": "0xc4e0e000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_LSL1", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1709 }, { "mnemonic": "ldff1h", "aliases": [], "opcode": "0x84a0e000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_ZI_U5x2", "class": "ADDRESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1710 }, { "mnemonic": "ldff1h", "aliases": [], "opcode": "0xc4a0e000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_ZI_U5x2", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1711 }, { "mnemonic": "ldff1sb", "aliases": [], "opcode": "0x84002000", "mask": "0xffa0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW_22", "class": "ADDRESS", "qualifiers": [ "S_S" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_22:22:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1712 }, { "mnemonic": "ldff1sb", "aliases": [], "opcode": "0xa5806000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1713 }, { "mnemonic": "ldff1sb", "aliases": [], "opcode": "0xa5806000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_R", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1714 }, { "mnemonic": "ldff1sb", "aliases": [], "opcode": "0xa5a06000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1715 }, { "mnemonic": "ldff1sb", "aliases": [], "opcode": "0xa5a06000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_R", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1716 }, { "mnemonic": "ldff1sb", "aliases": [], "opcode": "0xa5c06000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1717 }, { "mnemonic": "ldff1sb", "aliases": [], "opcode": "0xa5c06000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_R", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1718 }, { "mnemonic": "ldff1sb", "aliases": [], "opcode": "0xc4002000", "mask": "0xffa0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW_22", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_22:22:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1719 }, { "mnemonic": "ldff1sb", "aliases": [], "opcode": "0xc440a000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1720 }, { "mnemonic": "ldff1sb", "aliases": [], "opcode": "0x8420a000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_ZI_U5", "class": "ADDRESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1721 }, { "mnemonic": "ldff1sb", "aliases": [], "opcode": "0xc420a000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_ZI_U5", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1722 }, { "mnemonic": "ldff1sh", "aliases": [], "opcode": "0x84802000", "mask": "0xffa0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW_22", "class": "ADDRESS", "qualifiers": [ "S_S" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_22:22:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1723 }, { "mnemonic": "ldff1sh", "aliases": [], "opcode": "0x84a02000", "mask": "0xffa0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW1_22", "class": "ADDRESS", "qualifiers": [ "S_S" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_22:22:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1724 }, { "mnemonic": "ldff1sh", "aliases": [], "opcode": "0xa5006000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL1", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1725 }, { "mnemonic": "ldff1sh", "aliases": [], "opcode": "0xa5006000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_R", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1726 }, { "mnemonic": "ldff1sh", "aliases": [], "opcode": "0xa5206000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL1", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1727 }, { "mnemonic": "ldff1sh", "aliases": [], "opcode": "0xa5206000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_R", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1728 }, { "mnemonic": "ldff1sh", "aliases": [], "opcode": "0xc4802000", "mask": "0xffa0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW_22", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_22:22:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1729 }, { "mnemonic": "ldff1sh", "aliases": [], "opcode": "0xc4a02000", "mask": "0xffa0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW1_22", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_22:22:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1730 }, { "mnemonic": "ldff1sh", "aliases": [], "opcode": "0xc4c0a000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1731 }, { "mnemonic": "ldff1sh", "aliases": [], "opcode": "0xc4e0a000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_LSL1", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1732 }, { "mnemonic": "ldff1sh", "aliases": [], "opcode": "0x84a0a000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_ZI_U5x2", "class": "ADDRESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1733 }, { "mnemonic": "ldff1sh", "aliases": [], "opcode": "0xc4a0a000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_ZI_U5x2", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1734 }, { "mnemonic": "ldff1sw", "aliases": [], "opcode": "0xa4806000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL2", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1735 }, { "mnemonic": "ldff1sw", "aliases": [], "opcode": "0xa4806000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_R", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1736 }, { "mnemonic": "ldff1sw", "aliases": [], "opcode": "0xc5002000", "mask": "0xffa0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW_22", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_22:22:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1737 }, { "mnemonic": "ldff1sw", "aliases": [], "opcode": "0xc5202000", "mask": "0xffa0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW2_22", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_22:22:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1738 }, { "mnemonic": "ldff1sw", "aliases": [], "opcode": "0xc540a000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1739 }, { "mnemonic": "ldff1sw", "aliases": [], "opcode": "0xc560a000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_LSL2", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1740 }, { "mnemonic": "ldff1sw", "aliases": [], "opcode": "0xc520a000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_ZI_U5x4", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1741 }, { "mnemonic": "ldff1w", "aliases": [], "opcode": "0x85006000", "mask": "0xffa0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW_22", "class": "ADDRESS", "qualifiers": [ "S_S" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_22:22:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1742 }, { "mnemonic": "ldff1w", "aliases": [], "opcode": "0x85206000", "mask": "0xffa0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW2_22", "class": "ADDRESS", "qualifiers": [ "S_S" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_22:22:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1743 }, { "mnemonic": "ldff1w", "aliases": [], "opcode": "0xa5406000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL2", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1744 }, { "mnemonic": "ldff1w", "aliases": [], "opcode": "0xa5406000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_R", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1745 }, { "mnemonic": "ldff1w", "aliases": [], "opcode": "0xa5606000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL2", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1746 }, { "mnemonic": "ldff1w", "aliases": [], "opcode": "0xa5606000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_R", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1747 }, { "mnemonic": "ldff1w", "aliases": [], "opcode": "0xc5006000", "mask": "0xffa0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW_22", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_22:22:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1748 }, { "mnemonic": "ldff1w", "aliases": [], "opcode": "0xc5206000", "mask": "0xffa0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW2_22", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_22:22:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1749 }, { "mnemonic": "ldff1w", "aliases": [], "opcode": "0xc540e000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1750 }, { "mnemonic": "ldff1w", "aliases": [], "opcode": "0xc560e000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_LSL2", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1751 }, { "mnemonic": "ldff1w", "aliases": [], "opcode": "0x8520e000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_ZI_U5x4", "class": "ADDRESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1752 }, { "mnemonic": "ldff1w", "aliases": [], "opcode": "0xc520e000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_ZI_U5x4", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1753 }, { "mnemonic": "ldnf1b", "aliases": [], "opcode": "0xa410a000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1754 }, { "mnemonic": "ldnf1b", "aliases": [], "opcode": "0xa430a000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1755 }, { "mnemonic": "ldnf1b", "aliases": [], "opcode": "0xa450a000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1756 }, { "mnemonic": "ldnf1b", "aliases": [], "opcode": "0xa470a000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1757 }, { "mnemonic": "ldnf1d", "aliases": [], "opcode": "0xa5f0a000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1758 }, { "mnemonic": "ldnf1h", "aliases": [], "opcode": "0xa4b0a000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1759 }, { "mnemonic": "ldnf1h", "aliases": [], "opcode": "0xa4d0a000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1760 }, { "mnemonic": "ldnf1h", "aliases": [], "opcode": "0xa4f0a000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1761 }, { "mnemonic": "ldnf1sb", "aliases": [], "opcode": "0xa590a000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1762 }, { "mnemonic": "ldnf1sb", "aliases": [], "opcode": "0xa5b0a000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1763 }, { "mnemonic": "ldnf1sb", "aliases": [], "opcode": "0xa5d0a000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1764 }, { "mnemonic": "ldnf1sh", "aliases": [], "opcode": "0xa510a000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1765 }, { "mnemonic": "ldnf1sh", "aliases": [], "opcode": "0xa530a000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1766 }, { "mnemonic": "ldnf1sw", "aliases": [], "opcode": "0xa490a000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1767 }, { "mnemonic": "ldnf1w", "aliases": [], "opcode": "0xa550a000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1768 }, { "mnemonic": "ldnf1w", "aliases": [], "opcode": "0xa570a000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1769 }, { "mnemonic": "ldnt1b", "aliases": [], "opcode": "0xa400c000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1770 }, { "mnemonic": "ldnt1b", "aliases": [], "opcode": "0xa400e000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1771 }, { "mnemonic": "ldnt1d", "aliases": [], "opcode": "0xa580c000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX_LSL3", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1772 }, { "mnemonic": "ldnt1d", "aliases": [], "opcode": "0xa580e000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1773 }, { "mnemonic": "ldnt1h", "aliases": [], "opcode": "0xa480c000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX_LSL1", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1774 }, { "mnemonic": "ldnt1h", "aliases": [], "opcode": "0xa480e000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1775 }, { "mnemonic": "ldnt1w", "aliases": [], "opcode": "0xa500c000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX_LSL2", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1776 }, { "mnemonic": "ldnt1w", "aliases": [], "opcode": "0xa500e000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1777 }, { "mnemonic": "ldr", "aliases": [], "opcode": "0x85800000", "mask": "0xffc0e010", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pt", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pt:0:4" ] }, { "kind": "SVE_ADDR_RI_S9xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 1778 }, { "mnemonic": "ldr", "aliases": [], "opcode": "0x85800000", "mask": "0xffc0e010", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_PNt", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pt:0:4" ] }, { "kind": "SVE_ADDR_RI_S9xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 1779 }, { "mnemonic": "ldr", "aliases": [], "opcode": "0x85804000", "mask": "0xffc0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zt", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_ADDR_RI_S9xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 1780 }, { "mnemonic": "lsl", "aliases": [], "opcode": "0x04208c00", "mask": "0xff20fc00", "class": "SVE_SIZE_BHS", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_D", "S_D", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 1781 }, { "mnemonic": "lsl", "aliases": [], "opcode": "0x04209c00", "mask": "0xff20fc00", "class": "SVE_SHIFT_UNPRED", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_SHLIMM_UNPRED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_tszh:22:2", "imm5:16:5" ] } ], "flags": "", "index": 1782 }, { "mnemonic": "lsl", "aliases": [], "opcode": "0x04138000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_5:5:5" ] } ], "flags": "", "index": 1783 }, { "mnemonic": "lsl", "aliases": [], "opcode": "0x041b8000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHS", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [ "S_D", "S_D", "S_D" ], "bit_fields": [ "SVE_Zm_5:5:5" ] } ], "flags": "", "index": 1784 }, { "mnemonic": "lsl", "aliases": [], "opcode": "0x04038000", "mask": "0xff3fe000", "class": "SVE_SHIFT_PRED", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_SHLIMM_PRED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_tszh:22:2", "SVE_imm5:5:5" ] } ], "flags": "", "index": 1785 }, { "mnemonic": "lslr", "aliases": [], "opcode": "0x04178000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_5:5:5" ] } ], "flags": "", "index": 1786 }, { "mnemonic": "lsr", "aliases": [], "opcode": "0x04208400", "mask": "0xff20fc00", "class": "SVE_SIZE_BHS", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_D", "S_D", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 1787 }, { "mnemonic": "lsr", "aliases": [], "opcode": "0x04209400", "mask": "0xff20fc00", "class": "SVE_SHIFT_UNPRED", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_SHRIMM_UNPRED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_tszh:22:2", "imm5:16:5" ] } ], "flags": "", "index": 1788 }, { "mnemonic": "lsr", "aliases": [], "opcode": "0x04118000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_5:5:5" ] } ], "flags": "", "index": 1789 }, { "mnemonic": "lsr", "aliases": [], "opcode": "0x04198000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHS", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [ "S_D", "S_D", "S_D" ], "bit_fields": [ "SVE_Zm_5:5:5" ] } ], "flags": "", "index": 1790 }, { "mnemonic": "lsr", "aliases": [], "opcode": "0x04018000", "mask": "0xff3fe000", "class": "SVE_SHIFT_PRED", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_SHRIMM_PRED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_tszh:22:2", "SVE_imm5:5:5" ] } ], "flags": "", "index": 1791 }, { "mnemonic": "lsrr", "aliases": [], "opcode": "0x04158000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_5:5:5" ] } ], "flags": "", "index": 1792 }, { "mnemonic": "mad", "aliases": [], "opcode": "0x0400c000", "mask": "0xff20e000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] }, { "kind": "SVE_Za_5", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Za_5:5:5" ] } ], "flags": "", "index": 1793 }, { "mnemonic": "mla", "aliases": [], "opcode": "0x04004000", "mask": "0xff20e000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 1794 }, { "mnemonic": "mls", "aliases": [], "opcode": "0x04006000", "mask": "0xff20e000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 1795 }, { "mnemonic": "movprfx", "aliases": [], "opcode": "0x0420bc00", "mask": "0xfffffc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "RESTRICTED_NEXT_INSN_SET", "index": 1796 }, { "mnemonic": "movprfx", "aliases": [], "opcode": "0x04102000", "mask": "0xff3ee000", "class": "SVE_MOVPRFX", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_B", "S_H", "S_H", "S_S", "S_S", "S_D", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z", "P_M", "P_Z", "P_M", "P_Z", "P_M", "P_Z", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_B", "S_H", "S_H", "S_S", "S_S", "S_D", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "RESTRICTED_NEXT_INSN_SET", "index": 1797 }, { "mnemonic": "msb", "aliases": [], "opcode": "0x0400e000", "mask": "0xff20e000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] }, { "kind": "SVE_Za_5", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Za_5:5:5" ] } ], "flags": "", "index": 1798 }, { "mnemonic": "mul", "aliases": [], "opcode": "0x2530c000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_SIMM8", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_imm8:5:8" ] } ], "flags": "", "index": 1799 }, { "mnemonic": "mul", "aliases": [], "opcode": "0x04100000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_5:5:5" ] } ], "flags": "", "index": 1800 }, { "mnemonic": "nand", "aliases": [], "opcode": "0x25804210", "mask": "0xfff0c210", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg4_10", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg4_10:10:4" ] }, { "kind": "SVE_Pn", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pn:5:4" ] }, { "kind": "SVE_Pm", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pm:16:4" ] } ], "flags": "", "index": 1801 }, { "mnemonic": "nands", "aliases": [], "opcode": "0x25c04210", "mask": "0xfff0c210", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg4_10", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg4_10:10:4" ] }, { "kind": "SVE_Pn", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pn:5:4" ] }, { "kind": "SVE_Pm", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pm:16:4" ] } ], "flags": "", "index": 1802 }, { "mnemonic": "neg", "aliases": [], "opcode": "0x0417a000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1803 }, { "mnemonic": "nor", "aliases": [], "opcode": "0x25804200", "mask": "0xfff0c210", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg4_10", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg4_10:10:4" ] }, { "kind": "SVE_Pn", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pn:5:4" ] }, { "kind": "SVE_Pm", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pm:16:4" ] } ], "flags": "", "index": 1804 }, { "mnemonic": "nors", "aliases": [], "opcode": "0x25c04200", "mask": "0xfff0c210", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg4_10", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg4_10:10:4" ] }, { "kind": "SVE_Pn", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pn:5:4" ] }, { "kind": "SVE_Pm", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pm:16:4" ] } ], "flags": "", "index": 1805 }, { "mnemonic": "not", "aliases": [], "opcode": "0x041ea000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1806 }, { "mnemonic": "orn", "aliases": [], "opcode": "0x25804010", "mask": "0xfff0c210", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg4_10", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg4_10:10:4" ] }, { "kind": "SVE_Pn", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pn:5:4" ] }, { "kind": "SVE_Pm", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pm:16:4" ] } ], "flags": "", "index": 1807 }, { "mnemonic": "orns", "aliases": [], "opcode": "0x25c04010", "mask": "0xfff0c210", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg4_10", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg4_10:10:4" ] }, { "kind": "SVE_Pn", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pn:5:4" ] }, { "kind": "SVE_Pm", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pm:16:4" ] } ], "flags": "", "index": 1808 }, { "mnemonic": "orr", "aliases": [], "opcode": "0x04603000", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "HAS_ALIAS", "index": 1809 }, { "mnemonic": "orr", "aliases": [], "opcode": "0x05000000", "mask": "0xfffc0000", "class": "SVE_LIMM", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_LIMM", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_N:17:1", "SVE_immr:11:6", "SVE_imms:5:6" ] } ], "flags": "HAS_ALIAS", "index": 1810 }, { "mnemonic": "orr", "aliases": [], "opcode": "0x04180000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_5:5:5" ] } ], "flags": "", "index": 1811 }, { "mnemonic": "orr", "aliases": [], "opcode": "0x25804000", "mask": "0xfff0c210", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg4_10", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg4_10:10:4" ] }, { "kind": "SVE_Pn", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pn:5:4" ] }, { "kind": "SVE_Pm", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pm:16:4" ] } ], "flags": "HAS_ALIAS", "index": 1812 }, { "mnemonic": "orrs", "aliases": [], "opcode": "0x25c04000", "mask": "0xfff0c210", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg4_10", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg4_10:10:4" ] }, { "kind": "SVE_Pn", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pn:5:4" ] }, { "kind": "SVE_Pm", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pm:16:4" ] } ], "flags": "HAS_ALIAS", "index": 1813 }, { "mnemonic": "orv", "aliases": [], "opcode": "0x04182000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Vd", "class": "SIMD_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Vd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1814 }, { "mnemonic": "pfalse", "aliases": [], "opcode": "0x2518e400", "mask": "0xfffffff0", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pd:0:4" ] } ], "flags": "", "index": 1815 }, { "mnemonic": "pfalse", "aliases": [], "opcode": "0x2518e400", "mask": "0xfffffff0", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_PNd", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pd:0:4" ] } ], "flags": "", "index": 1816 }, { "mnemonic": "pfirst", "aliases": [], "opcode": "0x2558c000", "mask": "0xfffffe10", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg4_5", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg4_5:5:4" ] }, { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pd:0:4" ] } ], "flags": "", "index": 1817 }, { "mnemonic": "pnext", "aliases": [], "opcode": "0x2519c400", "mask": "0xff3ffe10", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg4_5", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg4_5:5:4" ] }, { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pd:0:4" ] } ], "flags": "", "index": 1818 }, { "mnemonic": "prfb", "aliases": [], "opcode": "0x8400c000", "mask": "0xffe0e010", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_PRFOP", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_prfop:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 1819 }, { "mnemonic": "prfb", "aliases": [], "opcode": "0x84200000", "mask": "0xffa0e010", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_PRFOP", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_prfop:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW_22", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_22:22:1" ] } ], "flags": "", "index": 1820 }, { "mnemonic": "prfb", "aliases": [], "opcode": "0xc4200000", "mask": "0xffa0e010", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_PRFOP", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_prfop:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW_22", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_22:22:1" ] } ], "flags": "", "index": 1821 }, { "mnemonic": "prfb", "aliases": [], "opcode": "0xc4608000", "mask": "0xffe0e010", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_PRFOP", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_prfop:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 1822 }, { "mnemonic": "prfb", "aliases": [], "opcode": "0x8400e000", "mask": "0xffe0e010", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_PRFOP", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_prfop:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_ZI_U5", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1823 }, { "mnemonic": "prfb", "aliases": [], "opcode": "0x85c00000", "mask": "0xffc0e010", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_PRFOP", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_prfop:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S6xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 1824 }, { "mnemonic": "prfb", "aliases": [], "opcode": "0xc400e000", "mask": "0xffe0e010", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_PRFOP", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_prfop:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_ZI_U5", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1825 }, { "mnemonic": "prfd", "aliases": [], "opcode": "0x84206000", "mask": "0xffa0e010", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_PRFOP", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_prfop:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW3_22", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_22:22:1" ] } ], "flags": "", "index": 1826 }, { "mnemonic": "prfd", "aliases": [], "opcode": "0x8580c000", "mask": "0xffe0e010", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_PRFOP", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_prfop:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX_LSL3", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 1827 }, { "mnemonic": "prfd", "aliases": [], "opcode": "0xc4206000", "mask": "0xffa0e010", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_PRFOP", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_prfop:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW3_22", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_22:22:1" ] } ], "flags": "", "index": 1828 }, { "mnemonic": "prfd", "aliases": [], "opcode": "0xc460e000", "mask": "0xffe0e010", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_PRFOP", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_prfop:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_LSL3", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 1829 }, { "mnemonic": "prfd", "aliases": [], "opcode": "0x8580e000", "mask": "0xffe0e010", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_PRFOP", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_prfop:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_ZI_U5x8", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1830 }, { "mnemonic": "prfd", "aliases": [], "opcode": "0x85c06000", "mask": "0xffc0e010", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_PRFOP", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_prfop:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S6xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 1831 }, { "mnemonic": "prfd", "aliases": [], "opcode": "0xc580e000", "mask": "0xffe0e010", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_PRFOP", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_prfop:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_ZI_U5x8", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1832 }, { "mnemonic": "prfh", "aliases": [], "opcode": "0x84202000", "mask": "0xffa0e010", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_PRFOP", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_prfop:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW1_22", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_22:22:1" ] } ], "flags": "", "index": 1833 }, { "mnemonic": "prfh", "aliases": [], "opcode": "0x8480c000", "mask": "0xffe0e010", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_PRFOP", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_prfop:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX_LSL1", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 1834 }, { "mnemonic": "prfh", "aliases": [], "opcode": "0xc4202000", "mask": "0xffa0e010", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_PRFOP", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_prfop:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW1_22", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_22:22:1" ] } ], "flags": "", "index": 1835 }, { "mnemonic": "prfh", "aliases": [], "opcode": "0xc460a000", "mask": "0xffe0e010", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_PRFOP", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_prfop:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_LSL1", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 1836 }, { "mnemonic": "prfh", "aliases": [], "opcode": "0x8480e000", "mask": "0xffe0e010", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_PRFOP", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_prfop:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_ZI_U5x2", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1837 }, { "mnemonic": "prfh", "aliases": [], "opcode": "0x85c02000", "mask": "0xffc0e010", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_PRFOP", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_prfop:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S6xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 1838 }, { "mnemonic": "prfh", "aliases": [], "opcode": "0xc480e000", "mask": "0xffe0e010", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_PRFOP", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_prfop:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_ZI_U5x2", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1839 }, { "mnemonic": "prfw", "aliases": [], "opcode": "0x84204000", "mask": "0xffa0e010", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_PRFOP", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_prfop:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW2_22", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_22:22:1" ] } ], "flags": "", "index": 1840 }, { "mnemonic": "prfw", "aliases": [], "opcode": "0x8500c000", "mask": "0xffe0e010", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_PRFOP", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_prfop:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX_LSL2", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 1841 }, { "mnemonic": "prfw", "aliases": [], "opcode": "0xc4204000", "mask": "0xffa0e010", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_PRFOP", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_prfop:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW2_22", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_22:22:1" ] } ], "flags": "", "index": 1842 }, { "mnemonic": "prfw", "aliases": [], "opcode": "0xc460c000", "mask": "0xffe0e010", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_PRFOP", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_prfop:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_LSL2", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 1843 }, { "mnemonic": "prfw", "aliases": [], "opcode": "0x8500e000", "mask": "0xffe0e010", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_PRFOP", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_prfop:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_ZI_U5x4", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1844 }, { "mnemonic": "prfw", "aliases": [], "opcode": "0x85c04000", "mask": "0xffc0e010", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_PRFOP", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_prfop:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S6xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 1845 }, { "mnemonic": "prfw", "aliases": [], "opcode": "0xc500e000", "mask": "0xffe0e010", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_PRFOP", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_prfop:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_ZI_U5x4", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1846 }, { "mnemonic": "ptest", "aliases": [], "opcode": "0x2550c000", "mask": "0xffffc21f", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pg4_10", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg4_10:10:4" ] }, { "kind": "SVE_Pn", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pn:5:4" ] } ], "flags": "", "index": 1847 }, { "mnemonic": "ptrue", "aliases": [], "opcode": "0x2518e000", "mask": "0xff3ffc10", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_PATTERN", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 1848 }, { "mnemonic": "ptrues", "aliases": [], "opcode": "0x2519e000", "mask": "0xff3ffc10", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_PATTERN", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 1849 }, { "mnemonic": "punpkhi", "aliases": [], "opcode": "0x05314000", "mask": "0xfffffe10", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pn", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pn:5:4" ] } ], "flags": "", "index": 1850 }, { "mnemonic": "punpklo", "aliases": [], "opcode": "0x05304000", "mask": "0xfffffe10", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pn", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pn:5:4" ] } ], "flags": "", "index": 1851 }, { "mnemonic": "rbit", "aliases": [], "opcode": "0x05278000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1852 }, { "mnemonic": "rdffr", "aliases": [], "opcode": "0x2519f000", "mask": "0xfffffff0", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pd:0:4" ] } ], "flags": "", "index": 1853 }, { "mnemonic": "rdffr", "aliases": [], "opcode": "0x2518f000", "mask": "0xfffffe10", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg4_5", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg4_5:5:4" ] } ], "flags": "", "index": 1854 }, { "mnemonic": "rdffrs", "aliases": [], "opcode": "0x2558f000", "mask": "0xfffffe10", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg4_5", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg4_5:5:4" ] } ], "flags": "", "index": 1855 }, { "mnemonic": "rdvl", "aliases": [], "opcode": "0x04bf5000", "mask": "0xfffff800", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_SIMM6", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_imms:5:6" ] } ], "flags": "", "index": 1856 }, { "mnemonic": "rev", "aliases": [], "opcode": "0x05344000", "mask": "0xff3ffe10", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pn", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pn:5:4" ] } ], "flags": "", "index": 1857 }, { "mnemonic": "rev", "aliases": [], "opcode": "0x05383800", "mask": "0xff3ffc00", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1858 }, { "mnemonic": "revb", "aliases": [], "opcode": "0x05248000", "mask": "0xff3fe000", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1859 }, { "mnemonic": "revh", "aliases": [], "opcode": "0x05a58000", "mask": "0xffbfe000", "class": "SVE_SIZE_SD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1860 }, { "mnemonic": "revw", "aliases": [], "opcode": "0x05e68000", "mask": "0xffffe000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1861 }, { "mnemonic": "sabd", "aliases": [], "opcode": "0x040c0000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_5:5:5" ] } ], "flags": "", "index": 1862 }, { "mnemonic": "saddv", "aliases": [], "opcode": "0x04002000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHS", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Vd", "class": "SIMD_REG", "qualifiers": [ "S_D", "S_D", "S_D" ], "bit_fields": [ "SVE_Vd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1863 }, { "mnemonic": "scvtf", "aliases": [], "opcode": "0x6552a000", "mask": "0xffffe000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1864 }, { "mnemonic": "scvtf", "aliases": [], "opcode": "0x6554a000", "mask": "0xffffe000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1865 }, { "mnemonic": "scvtf", "aliases": [], "opcode": "0x6594a000", "mask": "0xffffe000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1866 }, { "mnemonic": "scvtf", "aliases": [], "opcode": "0x65d0a000", "mask": "0xffffe000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1867 }, { "mnemonic": "scvtf", "aliases": [], "opcode": "0x6556a000", "mask": "0xffffe000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1868 }, { "mnemonic": "scvtf", "aliases": [], "opcode": "0x65d4a000", "mask": "0xffffe000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1869 }, { "mnemonic": "scvtf", "aliases": [], "opcode": "0x65d6a000", "mask": "0xffffe000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1870 }, { "mnemonic": "sdiv", "aliases": [], "opcode": "0x04940000", "mask": "0xffbfe000", "class": "SVE_SIZE_SD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_5:5:5" ] } ], "flags": "", "index": 1871 }, { "mnemonic": "sdivr", "aliases": [], "opcode": "0x04960000", "mask": "0xffbfe000", "class": "SVE_SIZE_SD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_5:5:5" ] } ], "flags": "", "index": 1872 }, { "mnemonic": "sdot", "aliases": [], "opcode": "0x44800000", "mask": "0xffa0fc00", "class": "SVE_SIZE_SD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 1873 }, { "mnemonic": "sdot", "aliases": [], "opcode": "0x44a00000", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_INDEX", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 1874 }, { "mnemonic": "sdot", "aliases": [], "opcode": "0x44e00000", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm4_INDEX", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 1875 }, { "mnemonic": "sel", "aliases": [], "opcode": "0x0520c000", "mask": "0xff20c000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg4_10", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg4_10:10:4" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "HAS_ALIAS", "index": 1876 }, { "mnemonic": "sel", "aliases": [], "opcode": "0x25004210", "mask": "0xfff0c210", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg4_10", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg4_10:10:4" ] }, { "kind": "SVE_Pn", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pn:5:4" ] }, { "kind": "SVE_Pm", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pm:16:4" ] } ], "flags": "HAS_ALIAS", "index": 1877 }, { "mnemonic": "setffr", "aliases": [], "opcode": "0x252c9000", "mask": "0xffffffff", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [], "flags": "", "index": 1878 }, { "mnemonic": "smax", "aliases": [], "opcode": "0x2528c000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_SIMM8", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_imm8:5:8" ] } ], "flags": "", "index": 1879 }, { "mnemonic": "smax", "aliases": [], "opcode": "0x04080000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_5:5:5" ] } ], "flags": "", "index": 1880 }, { "mnemonic": "smaxv", "aliases": [], "opcode": "0x04082000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Vd", "class": "SIMD_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Vd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1881 }, { "mnemonic": "smin", "aliases": [], "opcode": "0x252ac000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_SIMM8", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_imm8:5:8" ] } ], "flags": "", "index": 1882 }, { "mnemonic": "smin", "aliases": [], "opcode": "0x040a0000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_5:5:5" ] } ], "flags": "", "index": 1883 }, { "mnemonic": "sminv", "aliases": [], "opcode": "0x040a2000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Vd", "class": "SIMD_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Vd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 1884 }, { "mnemonic": "smulh", "aliases": [], "opcode": "0x04120000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_5:5:5" ] } ], "flags": "", "index": 1885 }, { "mnemonic": "splice", "aliases": [], "opcode": "0x052c8000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SVE_Zm_5:5:5" ] } ], "flags": "", "index": 1886 }, { "mnemonic": "sqadd", "aliases": [], "opcode": "0x04201000", "mask": "0xff20fc00", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 1887 }, { "mnemonic": "sqadd", "aliases": [], "opcode": "0x2524c000", "mask": "0xff3fc000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_AIMM", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_imm9:5:9" ] } ], "flags": "", "index": 1888 }, { "mnemonic": "sqdecb", "aliases": [], "opcode": "0x0430f800", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 1889 }, { "mnemonic": "sqdecb", "aliases": [], "opcode": "0x0420f800", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 1890 }, { "mnemonic": "sqdecd", "aliases": [], "opcode": "0x04e0c800", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 1891 }, { "mnemonic": "sqdecd", "aliases": [], "opcode": "0x04f0f800", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 1892 }, { "mnemonic": "sqdecd", "aliases": [], "opcode": "0x04e0f800", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 1893 }, { "mnemonic": "sqdech", "aliases": [], "opcode": "0x0460c800", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 1894 }, { "mnemonic": "sqdech", "aliases": [], "opcode": "0x0470f800", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 1895 }, { "mnemonic": "sqdech", "aliases": [], "opcode": "0x0460f800", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 1896 }, { "mnemonic": "sqdecp", "aliases": [], "opcode": "0x252a8000", "mask": "0xff3ffe00", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg4_5", "class": "PRED_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pg4_5:5:4" ] } ], "flags": "", "index": 1897 }, { "mnemonic": "sqdecp", "aliases": [], "opcode": "0x252a8c00", "mask": "0xff3ffe00", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_Pg4_5", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pg4_5:5:4" ] } ], "flags": "", "index": 1898 }, { "mnemonic": "sqdecp", "aliases": [], "opcode": "0x252a8800", "mask": "0xff3ffe00", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_Pg4_5", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pg4_5:5:4" ] }, { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "W", "W", "W" ], "bit_fields": [ "Rd:0:5" ] } ], "flags": "", "index": 1899 }, { "mnemonic": "sqdecw", "aliases": [], "opcode": "0x04a0c800", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 1900 }, { "mnemonic": "sqdecw", "aliases": [], "opcode": "0x04b0f800", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 1901 }, { "mnemonic": "sqdecw", "aliases": [], "opcode": "0x04a0f800", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 1902 }, { "mnemonic": "sqincb", "aliases": [], "opcode": "0x0430f000", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 1903 }, { "mnemonic": "sqincb", "aliases": [], "opcode": "0x0420f000", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 1904 }, { "mnemonic": "sqincd", "aliases": [], "opcode": "0x04e0c000", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 1905 }, { "mnemonic": "sqincd", "aliases": [], "opcode": "0x04f0f000", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 1906 }, { "mnemonic": "sqincd", "aliases": [], "opcode": "0x04e0f000", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 1907 }, { "mnemonic": "sqinch", "aliases": [], "opcode": "0x0460c000", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 1908 }, { "mnemonic": "sqinch", "aliases": [], "opcode": "0x0470f000", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 1909 }, { "mnemonic": "sqinch", "aliases": [], "opcode": "0x0460f000", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 1910 }, { "mnemonic": "sqincp", "aliases": [], "opcode": "0x25288000", "mask": "0xff3ffe00", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg4_5", "class": "PRED_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pg4_5:5:4" ] } ], "flags": "", "index": 1911 }, { "mnemonic": "sqincp", "aliases": [], "opcode": "0x25288c00", "mask": "0xff3ffe00", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_Pg4_5", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pg4_5:5:4" ] } ], "flags": "", "index": 1912 }, { "mnemonic": "sqincp", "aliases": [], "opcode": "0x25288800", "mask": "0xff3ffe00", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_Pg4_5", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pg4_5:5:4" ] }, { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "W", "W", "W" ], "bit_fields": [ "Rd:0:5" ] } ], "flags": "", "index": 1913 }, { "mnemonic": "sqincw", "aliases": [], "opcode": "0x04a0c000", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 1914 }, { "mnemonic": "sqincw", "aliases": [], "opcode": "0x04b0f000", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 1915 }, { "mnemonic": "sqincw", "aliases": [], "opcode": "0x04a0f000", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 1916 }, { "mnemonic": "sqsub", "aliases": [], "opcode": "0x04201800", "mask": "0xff20fc00", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 1917 }, { "mnemonic": "sqsub", "aliases": [], "opcode": "0x2526c000", "mask": "0xff3fc000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_AIMM", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_imm9:5:9" ] } ], "flags": "", "index": 1918 }, { "mnemonic": "st1b", "aliases": [], "opcode": "0xe4004000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1919 }, { "mnemonic": "st1b", "aliases": [], "opcode": "0xe4008000", "mask": "0xffe0a000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW_14", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_14:14:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1920 }, { "mnemonic": "st1b", "aliases": [], "opcode": "0xe400a000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1921 }, { "mnemonic": "st1b", "aliases": [], "opcode": "0xe4204000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1922 }, { "mnemonic": "st1b", "aliases": [], "opcode": "0xe4404000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1923 }, { "mnemonic": "st1b", "aliases": [], "opcode": "0xe4408000", "mask": "0xffe0a000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW_14", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_14:14:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1924 }, { "mnemonic": "st1b", "aliases": [], "opcode": "0xe4604000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1925 }, { "mnemonic": "st1b", "aliases": [], "opcode": "0xe400e000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1926 }, { "mnemonic": "st1b", "aliases": [], "opcode": "0xe420e000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1927 }, { "mnemonic": "st1b", "aliases": [], "opcode": "0xe440a000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_ZI_U5", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1928 }, { "mnemonic": "st1b", "aliases": [], "opcode": "0xe440e000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1929 }, { "mnemonic": "st1b", "aliases": [], "opcode": "0xe460a000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_ZI_U5", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1930 }, { "mnemonic": "st1b", "aliases": [], "opcode": "0xe460e000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1931 }, { "mnemonic": "st1d", "aliases": [], "opcode": "0xe5808000", "mask": "0xffe0a000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW_14", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_14:14:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1932 }, { "mnemonic": "st1d", "aliases": [], "opcode": "0xe580a000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1933 }, { "mnemonic": "st1d", "aliases": [], "opcode": "0xe5a08000", "mask": "0xffe0a000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW3_14", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_14:14:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1934 }, { "mnemonic": "st1d", "aliases": [], "opcode": "0xe5a0a000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_LSL3", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1935 }, { "mnemonic": "st1d", "aliases": [], "opcode": "0xe5e04000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX_LSL3", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1936 }, { "mnemonic": "st1d", "aliases": [], "opcode": "0xe5c0a000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_ZI_U5x8", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1937 }, { "mnemonic": "st1d", "aliases": [], "opcode": "0xe5e0e000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1938 }, { "mnemonic": "st1h", "aliases": [], "opcode": "0xe4808000", "mask": "0xffe0a000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW_14", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_14:14:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1939 }, { "mnemonic": "st1h", "aliases": [], "opcode": "0xe480a000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1940 }, { "mnemonic": "st1h", "aliases": [], "opcode": "0xe4a04000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX_LSL1", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1941 }, { "mnemonic": "st1h", "aliases": [], "opcode": "0xe4a08000", "mask": "0xffe0a000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW1_14", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_14:14:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1942 }, { "mnemonic": "st1h", "aliases": [], "opcode": "0xe4a0a000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_LSL1", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1943 }, { "mnemonic": "st1h", "aliases": [], "opcode": "0xe4c04000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX_LSL1", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1944 }, { "mnemonic": "st1h", "aliases": [], "opcode": "0xe4c08000", "mask": "0xffe0a000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW_14", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_14:14:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1945 }, { "mnemonic": "st1h", "aliases": [], "opcode": "0xe4e04000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX_LSL1", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1946 }, { "mnemonic": "st1h", "aliases": [], "opcode": "0xe4e08000", "mask": "0xffe0a000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW1_14", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_14:14:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1947 }, { "mnemonic": "st1h", "aliases": [], "opcode": "0xe4a0e000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1948 }, { "mnemonic": "st1h", "aliases": [], "opcode": "0xe4c0a000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_ZI_U5x2", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1949 }, { "mnemonic": "st1h", "aliases": [], "opcode": "0xe4c0e000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1950 }, { "mnemonic": "st1h", "aliases": [], "opcode": "0xe4e0a000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_ZI_U5x2", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1951 }, { "mnemonic": "st1h", "aliases": [], "opcode": "0xe4e0e000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1952 }, { "mnemonic": "st1w", "aliases": [], "opcode": "0xe5008000", "mask": "0xffe0a000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW_14", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_14:14:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1953 }, { "mnemonic": "st1w", "aliases": [], "opcode": "0xe500a000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1954 }, { "mnemonic": "st1w", "aliases": [], "opcode": "0xe5208000", "mask": "0xffe0a000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW2_14", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_14:14:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1955 }, { "mnemonic": "st1w", "aliases": [], "opcode": "0xe520a000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_LSL2", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1956 }, { "mnemonic": "st1w", "aliases": [], "opcode": "0xe5404000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX_LSL2", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1957 }, { "mnemonic": "st1w", "aliases": [], "opcode": "0xe5408000", "mask": "0xffe0a000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW_14", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_14:14:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1958 }, { "mnemonic": "st1w", "aliases": [], "opcode": "0xe5604000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX_LSL2", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1959 }, { "mnemonic": "st1w", "aliases": [], "opcode": "0xe5608000", "mask": "0xffe0a000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RZ_XTW2_14", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "SVE_Zm_16:16:5", "SVE_xs_14:14:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1960 }, { "mnemonic": "st1w", "aliases": [], "opcode": "0xe540a000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_ZI_U5x4", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1961 }, { "mnemonic": "st1w", "aliases": [], "opcode": "0xe540e000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1962 }, { "mnemonic": "st1w", "aliases": [], "opcode": "0xe560a000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_ZI_U5x4", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1963 }, { "mnemonic": "st1w", "aliases": [], "opcode": "0xe560e000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1964 }, { "mnemonic": "st2b", "aliases": [], "opcode": "0xe4206000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1965 }, { "mnemonic": "st2b", "aliases": [], "opcode": "0xe430e000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x2xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1966 }, { "mnemonic": "st2d", "aliases": [], "opcode": "0xe5a06000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX_LSL3", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1967 }, { "mnemonic": "st2d", "aliases": [], "opcode": "0xe5b0e000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x2xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1968 }, { "mnemonic": "st2h", "aliases": [], "opcode": "0xe4a06000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX_LSL1", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1969 }, { "mnemonic": "st2h", "aliases": [], "opcode": "0xe4b0e000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x2xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1970 }, { "mnemonic": "st2w", "aliases": [], "opcode": "0xe5206000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX_LSL2", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1971 }, { "mnemonic": "st2w", "aliases": [], "opcode": "0xe530e000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x2xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1972 }, { "mnemonic": "st3b", "aliases": [], "opcode": "0xe4406000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1973 }, { "mnemonic": "st3b", "aliases": [], "opcode": "0xe450e000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x3xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1974 }, { "mnemonic": "st3d", "aliases": [], "opcode": "0xe5c06000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX_LSL3", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1975 }, { "mnemonic": "st3d", "aliases": [], "opcode": "0xe5d0e000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x3xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1976 }, { "mnemonic": "st3h", "aliases": [], "opcode": "0xe4c06000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX_LSL1", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1977 }, { "mnemonic": "st3h", "aliases": [], "opcode": "0xe4d0e000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x3xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1978 }, { "mnemonic": "st3w", "aliases": [], "opcode": "0xe5406000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX_LSL2", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1979 }, { "mnemonic": "st3w", "aliases": [], "opcode": "0xe550e000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x3xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1980 }, { "mnemonic": "st4b", "aliases": [], "opcode": "0xe4606000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1981 }, { "mnemonic": "st4b", "aliases": [], "opcode": "0xe470e000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1982 }, { "mnemonic": "st4d", "aliases": [], "opcode": "0xe5e06000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX_LSL3", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1983 }, { "mnemonic": "st4d", "aliases": [], "opcode": "0xe5f0e000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1984 }, { "mnemonic": "st4h", "aliases": [], "opcode": "0xe4e06000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX_LSL1", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1985 }, { "mnemonic": "st4h", "aliases": [], "opcode": "0xe4f0e000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1986 }, { "mnemonic": "st4w", "aliases": [], "opcode": "0xe5606000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX_LSL2", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1987 }, { "mnemonic": "st4w", "aliases": [], "opcode": "0xe570e000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1988 }, { "mnemonic": "stnt1b", "aliases": [], "opcode": "0xe4006000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1989 }, { "mnemonic": "stnt1b", "aliases": [], "opcode": "0xe410e000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1990 }, { "mnemonic": "stnt1d", "aliases": [], "opcode": "0xe5806000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX_LSL3", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1991 }, { "mnemonic": "stnt1d", "aliases": [], "opcode": "0xe590e000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1992 }, { "mnemonic": "stnt1h", "aliases": [], "opcode": "0xe4806000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX_LSL1", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1993 }, { "mnemonic": "stnt1h", "aliases": [], "opcode": "0xe490e000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1994 }, { "mnemonic": "stnt1w", "aliases": [], "opcode": "0xe5006000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX_LSL2", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1995 }, { "mnemonic": "stnt1w", "aliases": [], "opcode": "0xe510e000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 1996 }, { "mnemonic": "str", "aliases": [], "opcode": "0xe5800000", "mask": "0xffc0e010", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pt", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pt:0:4" ] }, { "kind": "SVE_ADDR_RI_S9xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 1997 }, { "mnemonic": "str", "aliases": [], "opcode": "0xe5800000", "mask": "0xffc0e010", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_PNt", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pt:0:4" ] }, { "kind": "SVE_ADDR_RI_S9xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 1998 }, { "mnemonic": "str", "aliases": [], "opcode": "0xe5804000", "mask": "0xffc0e000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zt", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_ADDR_RI_S9xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 1999 }, { "mnemonic": "sub", "aliases": [], "opcode": "0x04200400", "mask": "0xff20fc00", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2000 }, { "mnemonic": "sub", "aliases": [], "opcode": "0x2521c000", "mask": "0xff3fc000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_AIMM", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_imm9:5:9" ] } ], "flags": "", "index": 2001 }, { "mnemonic": "sub", "aliases": [], "opcode": "0x04010000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_5:5:5" ] } ], "flags": "", "index": 2002 }, { "mnemonic": "subr", "aliases": [], "opcode": "0x2523c000", "mask": "0xff3fc000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_AIMM", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_imm9:5:9" ] } ], "flags": "", "index": 2003 }, { "mnemonic": "subr", "aliases": [], "opcode": "0x04030000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_5:5:5" ] } ], "flags": "", "index": 2004 }, { "mnemonic": "sunpkhi", "aliases": [], "opcode": "0x05313800", "mask": "0xff3ffc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2005 }, { "mnemonic": "sunpklo", "aliases": [], "opcode": "0x05303800", "mask": "0xff3ffc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2006 }, { "mnemonic": "sxtb", "aliases": [], "opcode": "0x0410a000", "mask": "0xff3fe000", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2007 }, { "mnemonic": "sxth", "aliases": [], "opcode": "0x0492a000", "mask": "0xffbfe000", "class": "SVE_SIZE_SD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2008 }, { "mnemonic": "sxtw", "aliases": [], "opcode": "0x04d4a000", "mask": "0xffffe000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2009 }, { "mnemonic": "tbl", "aliases": [], "opcode": "0x05203000", "mask": "0xff20fc00", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_ZnxN", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2010 }, { "mnemonic": "trn1", "aliases": [], "opcode": "0x05205000", "mask": "0xff30fe10", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pn", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pn:5:4" ] }, { "kind": "SVE_Pm", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pm:16:4" ] } ], "flags": "", "index": 2011 }, { "mnemonic": "trn1", "aliases": [], "opcode": "0x05207000", "mask": "0xff20fc00", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2012 }, { "mnemonic": "trn2", "aliases": [], "opcode": "0x05205400", "mask": "0xff30fe10", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pn", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pn:5:4" ] }, { "kind": "SVE_Pm", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pm:16:4" ] } ], "flags": "", "index": 2013 }, { "mnemonic": "trn2", "aliases": [], "opcode": "0x05207400", "mask": "0xff20fc00", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2014 }, { "mnemonic": "uabd", "aliases": [], "opcode": "0x040d0000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_5:5:5" ] } ], "flags": "", "index": 2015 }, { "mnemonic": "uaddv", "aliases": [], "opcode": "0x04012000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Vd", "class": "SIMD_REG", "qualifiers": [ "S_D", "S_D", "S_D", "S_D" ], "bit_fields": [ "SVE_Vd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2016 }, { "mnemonic": "ucvtf", "aliases": [], "opcode": "0x6553a000", "mask": "0xffffe000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2017 }, { "mnemonic": "ucvtf", "aliases": [], "opcode": "0x6555a000", "mask": "0xffffe000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2018 }, { "mnemonic": "ucvtf", "aliases": [], "opcode": "0x6595a000", "mask": "0xffffe000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2019 }, { "mnemonic": "ucvtf", "aliases": [], "opcode": "0x65d1a000", "mask": "0xffffe000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2020 }, { "mnemonic": "ucvtf", "aliases": [], "opcode": "0x6557a000", "mask": "0xffffe000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2021 }, { "mnemonic": "ucvtf", "aliases": [], "opcode": "0x65d5a000", "mask": "0xffffe000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2022 }, { "mnemonic": "ucvtf", "aliases": [], "opcode": "0x65d7a000", "mask": "0xffffe000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2023 }, { "mnemonic": "udiv", "aliases": [], "opcode": "0x04950000", "mask": "0xffbfe000", "class": "SVE_SIZE_SD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_5:5:5" ] } ], "flags": "", "index": 2024 }, { "mnemonic": "udivr", "aliases": [], "opcode": "0x04970000", "mask": "0xffbfe000", "class": "SVE_SIZE_SD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_5:5:5" ] } ], "flags": "", "index": 2025 }, { "mnemonic": "udot", "aliases": [], "opcode": "0x44800400", "mask": "0xffa0fc00", "class": "SVE_SIZE_SD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2026 }, { "mnemonic": "udot", "aliases": [], "opcode": "0x44a00400", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_INDEX", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2027 }, { "mnemonic": "udot", "aliases": [], "opcode": "0x44e00400", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm4_INDEX", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2028 }, { "mnemonic": "umax", "aliases": [], "opcode": "0x2529c000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_UIMM8", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_imm8:5:8" ] } ], "flags": "", "index": 2029 }, { "mnemonic": "umax", "aliases": [], "opcode": "0x04090000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_5:5:5" ] } ], "flags": "", "index": 2030 }, { "mnemonic": "umaxv", "aliases": [], "opcode": "0x04092000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Vd", "class": "SIMD_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Vd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2031 }, { "mnemonic": "umin", "aliases": [], "opcode": "0x252bc000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_UIMM8", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_imm8:5:8" ] } ], "flags": "", "index": 2032 }, { "mnemonic": "umin", "aliases": [], "opcode": "0x040b0000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_5:5:5" ] } ], "flags": "", "index": 2033 }, { "mnemonic": "uminv", "aliases": [], "opcode": "0x040b2000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Vd", "class": "SIMD_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Vd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2034 }, { "mnemonic": "umulh", "aliases": [], "opcode": "0x04130000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_5:5:5" ] } ], "flags": "", "index": 2035 }, { "mnemonic": "uqadd", "aliases": [], "opcode": "0x04201400", "mask": "0xff20fc00", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2036 }, { "mnemonic": "uqadd", "aliases": [], "opcode": "0x2525c000", "mask": "0xff3fc000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_AIMM", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_imm9:5:9" ] } ], "flags": "", "index": 2037 }, { "mnemonic": "uqdecb", "aliases": [], "opcode": "0x0420fc00", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 2038 }, { "mnemonic": "uqdecb", "aliases": [], "opcode": "0x0430fc00", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 2039 }, { "mnemonic": "uqdecd", "aliases": [], "opcode": "0x04e0cc00", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 2040 }, { "mnemonic": "uqdecd", "aliases": [], "opcode": "0x04e0fc00", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 2041 }, { "mnemonic": "uqdecd", "aliases": [], "opcode": "0x04f0fc00", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 2042 }, { "mnemonic": "uqdech", "aliases": [], "opcode": "0x0460cc00", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 2043 }, { "mnemonic": "uqdech", "aliases": [], "opcode": "0x0460fc00", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 2044 }, { "mnemonic": "uqdech", "aliases": [], "opcode": "0x0470fc00", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 2045 }, { "mnemonic": "uqdecp", "aliases": [], "opcode": "0x252b8000", "mask": "0xff3ffe00", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg4_5", "class": "PRED_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pg4_5:5:4" ] } ], "flags": "", "index": 2046 }, { "mnemonic": "uqdecp", "aliases": [], "opcode": "0x252b8800", "mask": "0xff3ffe00", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "W", "W", "W" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_Pg4_5", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pg4_5:5:4" ] } ], "flags": "", "index": 2047 }, { "mnemonic": "uqdecp", "aliases": [], "opcode": "0x252b8c00", "mask": "0xff3ffe00", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_Pg4_5", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pg4_5:5:4" ] } ], "flags": "", "index": 2048 }, { "mnemonic": "uqdecw", "aliases": [], "opcode": "0x04a0cc00", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 2049 }, { "mnemonic": "uqdecw", "aliases": [], "opcode": "0x04a0fc00", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 2050 }, { "mnemonic": "uqdecw", "aliases": [], "opcode": "0x04b0fc00", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 2051 }, { "mnemonic": "uqincb", "aliases": [], "opcode": "0x0420f400", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 2052 }, { "mnemonic": "uqincb", "aliases": [], "opcode": "0x0430f400", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 2053 }, { "mnemonic": "uqincd", "aliases": [], "opcode": "0x04e0c400", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 2054 }, { "mnemonic": "uqincd", "aliases": [], "opcode": "0x04e0f400", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 2055 }, { "mnemonic": "uqincd", "aliases": [], "opcode": "0x04f0f400", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 2056 }, { "mnemonic": "uqinch", "aliases": [], "opcode": "0x0460c400", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 2057 }, { "mnemonic": "uqinch", "aliases": [], "opcode": "0x0460f400", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 2058 }, { "mnemonic": "uqinch", "aliases": [], "opcode": "0x0470f400", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 2059 }, { "mnemonic": "uqincp", "aliases": [], "opcode": "0x25298000", "mask": "0xff3ffe00", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg4_5", "class": "PRED_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pg4_5:5:4" ] } ], "flags": "", "index": 2060 }, { "mnemonic": "uqincp", "aliases": [], "opcode": "0x25298800", "mask": "0xff3ffe00", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "W", "W", "W" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_Pg4_5", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pg4_5:5:4" ] } ], "flags": "", "index": 2061 }, { "mnemonic": "uqincp", "aliases": [], "opcode": "0x25298c00", "mask": "0xff3ffe00", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_Pg4_5", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pg4_5:5:4" ] } ], "flags": "", "index": 2062 }, { "mnemonic": "uqincw", "aliases": [], "opcode": "0x04a0c400", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 2063 }, { "mnemonic": "uqincw", "aliases": [], "opcode": "0x04a0f400", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 2064 }, { "mnemonic": "uqincw", "aliases": [], "opcode": "0x04b0f400", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_PATTERN_SCALED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_pattern:5:5" ] } ], "flags": "", "index": 2065 }, { "mnemonic": "uqsub", "aliases": [], "opcode": "0x04201c00", "mask": "0xff20fc00", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2066 }, { "mnemonic": "uqsub", "aliases": [], "opcode": "0x2527c000", "mask": "0xff3fc000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_AIMM", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_imm9:5:9" ] } ], "flags": "", "index": 2067 }, { "mnemonic": "uunpkhi", "aliases": [], "opcode": "0x05333800", "mask": "0xff3ffc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2068 }, { "mnemonic": "uunpklo", "aliases": [], "opcode": "0x05323800", "mask": "0xff3ffc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2069 }, { "mnemonic": "uxtb", "aliases": [], "opcode": "0x0411a000", "mask": "0xff3fe000", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2070 }, { "mnemonic": "uxth", "aliases": [], "opcode": "0x0493a000", "mask": "0xffbfe000", "class": "SVE_SIZE_SD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2071 }, { "mnemonic": "uxtw", "aliases": [], "opcode": "0x04d5a000", "mask": "0xffffe000", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2072 }, { "mnemonic": "uzp1", "aliases": [], "opcode": "0x05204800", "mask": "0xff30fe10", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pn", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pn:5:4" ] }, { "kind": "SVE_Pm", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pm:16:4" ] } ], "flags": "", "index": 2073 }, { "mnemonic": "uzp1", "aliases": [], "opcode": "0x05206800", "mask": "0xff20fc00", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2074 }, { "mnemonic": "uzp2", "aliases": [], "opcode": "0x05204c00", "mask": "0xff30fe10", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pn", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pn:5:4" ] }, { "kind": "SVE_Pm", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pm:16:4" ] } ], "flags": "", "index": 2075 }, { "mnemonic": "uzp2", "aliases": [], "opcode": "0x05206c00", "mask": "0xff20fc00", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2076 }, { "mnemonic": "whilele", "aliases": [], "opcode": "0x25200410", "mask": "0xff20fc10", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "W", "W", "W" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "W", "W", "W", "W" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 2077 }, { "mnemonic": "whilele", "aliases": [], "opcode": "0x25201410", "mask": "0xff20fc10", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 2078 }, { "mnemonic": "whilelo", "aliases": [], "opcode": "0x25200c00", "mask": "0xff20fc10", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "W", "W", "W" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "W", "W", "W", "W" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 2079 }, { "mnemonic": "whilelo", "aliases": [], "opcode": "0x25201c00", "mask": "0xff20fc10", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 2080 }, { "mnemonic": "whilels", "aliases": [], "opcode": "0x25200c10", "mask": "0xff20fc10", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "W", "W", "W" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "W", "W", "W", "W" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 2081 }, { "mnemonic": "whilels", "aliases": [], "opcode": "0x25201c10", "mask": "0xff20fc10", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 2082 }, { "mnemonic": "whilelt", "aliases": [], "opcode": "0x25200400", "mask": "0xff20fc10", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "W", "W", "W" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "W", "W", "W", "W" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 2083 }, { "mnemonic": "whilelt", "aliases": [], "opcode": "0x25201400", "mask": "0xff20fc10", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 2084 }, { "mnemonic": "wrffr", "aliases": [], "opcode": "0x25289000", "mask": "0xfffffe1f", "class": "SVE_MISC", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pn", "class": "PRED_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Pn:5:4" ] } ], "flags": "", "index": 2085 }, { "mnemonic": "zip1", "aliases": [], "opcode": "0x05204000", "mask": "0xff30fe10", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pn", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pn:5:4" ] }, { "kind": "SVE_Pm", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pm:16:4" ] } ], "flags": "", "index": 2086 }, { "mnemonic": "zip1", "aliases": [], "opcode": "0x05206000", "mask": "0xff20fc00", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2087 }, { "mnemonic": "zip2", "aliases": [], "opcode": "0x05204400", "mask": "0xff30fe10", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pn", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pn:5:4" ] }, { "kind": "SVE_Pm", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pm:16:4" ] } ], "flags": "", "index": 2088 }, { "mnemonic": "zip2", "aliases": [], "opcode": "0x05206400", "mask": "0xff20fc00", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2089 }, { "mnemonic": "bic", "aliases": [ 1337 ], "opcode": "0x05800000", "mask": "0xfffc0000", "class": "SVE_LIMM", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_INV_LIMM", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_N:17:1", "SVE_immr:11:6", "SVE_imms:5:6" ] } ], "flags": "IS_ALIAS", "index": 2090 }, { "mnemonic": "cmple", "aliases": [ 1375 ], "opcode": "0x24008000", "mask": "0xff20e010", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z", "P_Z", "P_Z", "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "IS_ALIAS", "index": 2091 }, { "mnemonic": "cmplo", "aliases": [ 1380 ], "opcode": "0x24000010", "mask": "0xff20e010", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z", "P_Z", "P_Z", "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "IS_ALIAS", "index": 2092 }, { "mnemonic": "cmpls", "aliases": [ 1383 ], "opcode": "0x24000000", "mask": "0xff20e010", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z", "P_Z", "P_Z", "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "IS_ALIAS", "index": 2093 }, { "mnemonic": "cmplt", "aliases": [ 1378 ], "opcode": "0x24008010", "mask": "0xff20e010", "class": "SVE_SIZE_BHSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z", "P_Z", "P_Z", "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "IS_ALIAS", "index": 2094 }, { "mnemonic": "eon", "aliases": [ 1424 ], "opcode": "0x05400000", "mask": "0xfffc0000", "class": "SVE_LIMM", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_INV_LIMM", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_N:17:1", "SVE_immr:11:6", "SVE_imms:5:6" ] } ], "flags": "IS_ALIAS", "index": 2095 }, { "mnemonic": "facle", "aliases": [ 1432 ], "opcode": "0x6500c010", "mask": "0xff20e010", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z", "P_Z", "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "IS_ALIAS", "index": 2096 }, { "mnemonic": "faclt", "aliases": [ 1433 ], "opcode": "0x6500e010", "mask": "0xff20e010", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z", "P_Z", "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "IS_ALIAS", "index": 2097 }, { "mnemonic": "fcmle", "aliases": [ 1446 ], "opcode": "0x65004000", "mask": "0xff20e010", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z", "P_Z", "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "IS_ALIAS", "index": 2098 }, { "mnemonic": "fcmlt", "aliases": [ 1448 ], "opcode": "0x65004010", "mask": "0xff20e010", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z", "P_Z", "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "IS_ALIAS", "index": 2099 }, { "mnemonic": "fmov", "aliases": [ 1316, 1421 ], "opcode": "0x2538c000", "mask": "0xff3fffe0", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "FPIMM0", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS", "index": 2100 }, { "mnemonic": "fmov", "aliases": [ 1322, 1407 ], "opcode": "0x05104000", "mask": "0xff30ffe0", "class": "SVE_SIZE_HSD", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg4_16", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg4_16:16:4" ] }, { "kind": "FPIMM0", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [] } ], "flags": "IS_ALIAS", "index": 2101 }, { "mnemonic": "orn", "aliases": [ 1810 ], "opcode": "0x05000000", "mask": "0xfffc0000", "class": "SVE_LIMM", "feature_set": "SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_INV_LIMM", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_N:17:1", "SVE_immr:11:6", "SVE_imms:5:6" ] } ], "flags": "IS_ALIAS", "index": 2102 }, { "mnemonic": "adclb", "aliases": [], "opcode": "0x4500d000", "mask": "0xffa0fc00", "class": "SVE_SIZE_SD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2103 }, { "mnemonic": "adclt", "aliases": [], "opcode": "0x4500d400", "mask": "0xffa0fc00", "class": "SVE_SIZE_SD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2104 }, { "mnemonic": "addhnb", "aliases": [], "opcode": "0x45206000", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2105 }, { "mnemonic": "addhnt", "aliases": [], "opcode": "0x45206400", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2106 }, { "mnemonic": "addp", "aliases": [], "opcode": "0x4411a000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2107 }, { "mnemonic": "bcax", "aliases": [], "opcode": "0x04603800", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2108 }, { "mnemonic": "bsl", "aliases": [], "opcode": "0x04203c00", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2109 }, { "mnemonic": "bsl1n", "aliases": [], "opcode": "0x04603c00", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2110 }, { "mnemonic": "bsl2n", "aliases": [], "opcode": "0x04a03c00", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2111 }, { "mnemonic": "cadd", "aliases": [], "opcode": "0x4500d800", "mask": "0xff3ff800", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_IMM_ROT3", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_rot3:10:1" ] } ], "flags": "", "index": 2112 }, { "mnemonic": "cdot", "aliases": [], "opcode": "0x44801000", "mask": "0xffa0f000", "class": "SVE_SIZE_SD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SVE_Zm_16:16:5" ] }, { "kind": "SVE_IMM_ROT2", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_rot2:10:2" ] } ], "flags": "", "index": 2113 }, { "mnemonic": "cdot", "aliases": [], "opcode": "0x44e04000", "mask": "0xffe0f000", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm4_INDEX", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zm_16:16:5" ] }, { "kind": "SVE_IMM_ROT2", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_rot2:10:2" ] } ], "flags": "", "index": 2114 }, { "mnemonic": "cdot", "aliases": [], "opcode": "0x44a04000", "mask": "0xffe0f000", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_INDEX", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zm_16:16:5" ] }, { "kind": "SVE_IMM_ROT2", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_rot2:10:2" ] } ], "flags": "", "index": 2115 }, { "mnemonic": "cmla", "aliases": [], "opcode": "0x44002000", "mask": "0xff20f000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] }, { "kind": "SVE_IMM_ROT2", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_rot2:10:2" ] } ], "flags": "", "index": 2116 }, { "mnemonic": "cmla", "aliases": [], "opcode": "0x44a06000", "mask": "0xffe0f000", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_INDEX", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zm_16:16:5" ] }, { "kind": "SVE_IMM_ROT2", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_rot2:10:2" ] } ], "flags": "", "index": 2117 }, { "mnemonic": "cmla", "aliases": [], "opcode": "0x44e06000", "mask": "0xffe0f000", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm4_INDEX", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] }, { "kind": "SVE_IMM_ROT2", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_rot2:10:2" ] } ], "flags": "", "index": 2118 }, { "mnemonic": "eor3", "aliases": [], "opcode": "0x04203800", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2119 }, { "mnemonic": "eorbt", "aliases": [], "opcode": "0x45009000", "mask": "0xff20fc00", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2120 }, { "mnemonic": "eortb", "aliases": [], "opcode": "0x45009400", "mask": "0xff20fc00", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2121 }, { "mnemonic": "ext", "aliases": [], "opcode": "0x05600000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_ZnxN", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_UIMM8_53", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "imm5:16:5", "imm3_10:10:3" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2122 }, { "mnemonic": "faddp", "aliases": [], "opcode": "0x64108000", "mask": "0xff3fe000", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2123 }, { "mnemonic": "fcvtlt", "aliases": [], "opcode": "0x6489a000", "mask": "0xffffe000", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2124 }, { "mnemonic": "fcvtlt", "aliases": [], "opcode": "0x64cba000", "mask": "0xffffe000", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2125 }, { "mnemonic": "fcvtnt", "aliases": [], "opcode": "0x6488a000", "mask": "0xffffe000", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2126 }, { "mnemonic": "fcvtnt", "aliases": [], "opcode": "0x64caa000", "mask": "0xffffe000", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2127 }, { "mnemonic": "fcvtx", "aliases": [], "opcode": "0x650aa000", "mask": "0xffffe000", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2128 }, { "mnemonic": "fcvtxnt", "aliases": [], "opcode": "0x640aa000", "mask": "0xffffe000", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2129 }, { "mnemonic": "flogb", "aliases": [], "opcode": "0x6518a000", "mask": "0xfff9e000", "class": "SVE_SIZE_HSD2", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2130 }, { "mnemonic": "fmaxnmp", "aliases": [], "opcode": "0x64148000", "mask": "0xff3fe000", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2131 }, { "mnemonic": "fmaxp", "aliases": [], "opcode": "0x64168000", "mask": "0xff3fe000", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2132 }, { "mnemonic": "fminnmp", "aliases": [], "opcode": "0x64158000", "mask": "0xff3fe000", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2133 }, { "mnemonic": "fminp", "aliases": [], "opcode": "0x64178000", "mask": "0xff3fe000", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2134 }, { "mnemonic": "fmlalb", "aliases": [], "opcode": "0x64a04000", "mask": "0xffe0f400", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_11_INDEX", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_i3h2:19:2", "SVE_i3l:11:1", "SVE_imm3:16:3" ] } ], "flags": "", "index": 2135 }, { "mnemonic": "fmlalb", "aliases": [], "opcode": "0x64a08000", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2136 }, { "mnemonic": "fmlalt", "aliases": [], "opcode": "0x64a04400", "mask": "0xffe0f400", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_11_INDEX", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_i3h2:19:2", "SVE_i3l:11:1", "SVE_imm3:16:3" ] } ], "flags": "", "index": 2137 }, { "mnemonic": "fmlalt", "aliases": [], "opcode": "0x64a08400", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2138 }, { "mnemonic": "fmlslb", "aliases": [], "opcode": "0x64a06000", "mask": "0xffe0f400", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_11_INDEX", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_i3h2:19:2", "SVE_i3l:11:1", "SVE_imm3:16:3" ] } ], "flags": "", "index": 2139 }, { "mnemonic": "fmlslb", "aliases": [], "opcode": "0x64a0a000", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2140 }, { "mnemonic": "fmlslt", "aliases": [], "opcode": "0x64a06400", "mask": "0xffe0f400", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_11_INDEX", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_i3h2:19:2", "SVE_i3l:11:1", "SVE_imm3:16:3" ] } ], "flags": "", "index": 2141 }, { "mnemonic": "fmlslt", "aliases": [], "opcode": "0x64a0a400", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2142 }, { "mnemonic": "histcnt", "aliases": [], "opcode": "0x45a0c000", "mask": "0xffa0e000", "class": "SVE_SIZE_SD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z", "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2143 }, { "mnemonic": "histseg", "aliases": [], "opcode": "0x4520a000", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2144 }, { "mnemonic": "ldnt1b", "aliases": [], "opcode": "0x8400a000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_ZX", "class": "ADDRESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2145 }, { "mnemonic": "ldnt1b", "aliases": [], "opcode": "0xc400c000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_ZX", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2146 }, { "mnemonic": "ldnt1d", "aliases": [], "opcode": "0xc580c000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_ZX", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2147 }, { "mnemonic": "ldnt1h", "aliases": [], "opcode": "0x8480a000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_ZX", "class": "ADDRESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2148 }, { "mnemonic": "ldnt1h", "aliases": [], "opcode": "0xc480c000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_ZX", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2149 }, { "mnemonic": "ldnt1sb", "aliases": [], "opcode": "0x84008000", "mask": "0xbfe0e000", "class": "SVE_SIZE_SD2", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z", "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_ZX", "class": "ADDRESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2150 }, { "mnemonic": "ldnt1sh", "aliases": [], "opcode": "0x84808000", "mask": "0xbfe0e000", "class": "SVE_SIZE_SD2", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z", "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_ZX", "class": "ADDRESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2151 }, { "mnemonic": "ldnt1sw", "aliases": [], "opcode": "0xc5008000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_ZX", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2152 }, { "mnemonic": "ldnt1w", "aliases": [], "opcode": "0x8500a000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_ZX", "class": "ADDRESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2153 }, { "mnemonic": "ldnt1w", "aliases": [], "opcode": "0xc500c000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_ZX", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2154 }, { "mnemonic": "match", "aliases": [], "opcode": "0x45208000", "mask": "0xffa0e010", "class": "SVE_SIZE_BH", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z", "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2155 }, { "mnemonic": "mla", "aliases": [], "opcode": "0x44200800", "mask": "0xffa0fc00", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_22_INDEX", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_i3h:22:1", "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2156 }, { "mnemonic": "mla", "aliases": [], "opcode": "0x44a00800", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_INDEX", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2157 }, { "mnemonic": "mla", "aliases": [], "opcode": "0x44e00800", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm4_INDEX", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2158 }, { "mnemonic": "mls", "aliases": [], "opcode": "0x44200c00", "mask": "0xffa0fc00", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_22_INDEX", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_i3h:22:1", "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2159 }, { "mnemonic": "mls", "aliases": [], "opcode": "0x44a00c00", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_INDEX", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2160 }, { "mnemonic": "mls", "aliases": [], "opcode": "0x44e00c00", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm4_INDEX", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2161 }, { "mnemonic": "mul", "aliases": [], "opcode": "0x4420f800", "mask": "0xffa0fc00", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_22_INDEX", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_i3h:22:1", "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2162 }, { "mnemonic": "mul", "aliases": [], "opcode": "0x44a0f800", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_INDEX", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2163 }, { "mnemonic": "mul", "aliases": [], "opcode": "0x44e0f800", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm4_INDEX", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2164 }, { "mnemonic": "mul", "aliases": [], "opcode": "0x04206000", "mask": "0xff20fc00", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2165 }, { "mnemonic": "nbsl", "aliases": [], "opcode": "0x04e03c00", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2166 }, { "mnemonic": "nmatch", "aliases": [], "opcode": "0x45208010", "mask": "0xffa0e010", "class": "SVE_SIZE_BH", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z", "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2167 }, { "mnemonic": "pmul", "aliases": [], "opcode": "0x04206400", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2168 }, { "mnemonic": "pmullb", "aliases": [], "opcode": "0x45406800", "mask": "0xff60fc00", "class": "SVE_SIZE_13", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2169 }, { "mnemonic": "pmullt", "aliases": [], "opcode": "0x45406c00", "mask": "0xff60fc00", "class": "SVE_SIZE_13", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2170 }, { "mnemonic": "raddhnb", "aliases": [], "opcode": "0x45206800", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2171 }, { "mnemonic": "raddhnt", "aliases": [], "opcode": "0x45206c00", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2172 }, { "mnemonic": "rshrnb", "aliases": [], "opcode": "0x45201800", "mask": "0xffa0fc00", "class": "SVE_SHIFT_TSZ_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_SHRIMM_UNPRED_22", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_sz:22:1", "SVE_tszl_19:19:2", "SVE_imm3:16:3" ] } ], "flags": "", "index": 2173 }, { "mnemonic": "rshrnt", "aliases": [], "opcode": "0x45201c00", "mask": "0xffa0fc00", "class": "SVE_SHIFT_TSZ_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_SHRIMM_UNPRED_22", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_sz:22:1", "SVE_tszl_19:19:2", "SVE_imm3:16:3" ] } ], "flags": "", "index": 2174 }, { "mnemonic": "rsubhnb", "aliases": [], "opcode": "0x45207800", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2175 }, { "mnemonic": "rsubhnt", "aliases": [], "opcode": "0x45207c00", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2176 }, { "mnemonic": "saba", "aliases": [], "opcode": "0x4500f800", "mask": "0xff20fc00", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2177 }, { "mnemonic": "sabalb", "aliases": [], "opcode": "0x4500c000", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2178 }, { "mnemonic": "sabalt", "aliases": [], "opcode": "0x4500c400", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2179 }, { "mnemonic": "sabdlb", "aliases": [], "opcode": "0x45003000", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2180 }, { "mnemonic": "sabdlt", "aliases": [], "opcode": "0x45003400", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2181 }, { "mnemonic": "sadalp", "aliases": [], "opcode": "0x4404a000", "mask": "0xff3fe000", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2182 }, { "mnemonic": "saddlb", "aliases": [], "opcode": "0x45000000", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2183 }, { "mnemonic": "saddlbt", "aliases": [], "opcode": "0x45008000", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2184 }, { "mnemonic": "saddlt", "aliases": [], "opcode": "0x45000400", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2185 }, { "mnemonic": "saddwb", "aliases": [], "opcode": "0x45004000", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2186 }, { "mnemonic": "saddwt", "aliases": [], "opcode": "0x45004400", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2187 }, { "mnemonic": "sbclb", "aliases": [], "opcode": "0x4580d000", "mask": "0xffa0fc00", "class": "SVE_SIZE_SD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2188 }, { "mnemonic": "sbclt", "aliases": [], "opcode": "0x4580d400", "mask": "0xffa0fc00", "class": "SVE_SIZE_SD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2189 }, { "mnemonic": "shadd", "aliases": [], "opcode": "0x44108000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2190 }, { "mnemonic": "shrnb", "aliases": [], "opcode": "0x45201000", "mask": "0xffa0fc00", "class": "SVE_SHIFT_TSZ_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_SHRIMM_UNPRED_22", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_sz:22:1", "SVE_tszl_19:19:2", "SVE_imm3:16:3" ] } ], "flags": "", "index": 2191 }, { "mnemonic": "shrnt", "aliases": [], "opcode": "0x45201400", "mask": "0xffa0fc00", "class": "SVE_SHIFT_TSZ_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_SHRIMM_UNPRED_22", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_sz:22:1", "SVE_tszl_19:19:2", "SVE_imm3:16:3" ] } ], "flags": "", "index": 2192 }, { "mnemonic": "shsub", "aliases": [], "opcode": "0x44128000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2193 }, { "mnemonic": "shsubr", "aliases": [], "opcode": "0x44168000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2194 }, { "mnemonic": "sli", "aliases": [], "opcode": "0x4500f400", "mask": "0xff20fc00", "class": "SVE_SHIFT_TSZ_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_SHLIMM_UNPRED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_tszh:22:2", "imm5:16:5" ] } ], "flags": "", "index": 2195 }, { "mnemonic": "smaxp", "aliases": [], "opcode": "0x4414a000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2196 }, { "mnemonic": "sminp", "aliases": [], "opcode": "0x4416a000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2197 }, { "mnemonic": "smlalb", "aliases": [], "opcode": "0x44a08000", "mask": "0xffe0f400", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_11_INDEX", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_i3h2:19:2", "SVE_i3l:11:1", "SVE_imm3:16:3" ] } ], "flags": "", "index": 2198 }, { "mnemonic": "smlalb", "aliases": [], "opcode": "0x44e08000", "mask": "0xffe0f400", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm4_11_INDEX", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_i2h:20:1", "SVE_i3l:11:1", "SVE_imm4:16:4" ] } ], "flags": "", "index": 2199 }, { "mnemonic": "smlalb", "aliases": [], "opcode": "0x44004000", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2200 }, { "mnemonic": "smlalt", "aliases": [], "opcode": "0x44a08400", "mask": "0xffe0f400", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_11_INDEX", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_i3h2:19:2", "SVE_i3l:11:1", "SVE_imm3:16:3" ] } ], "flags": "", "index": 2201 }, { "mnemonic": "smlalt", "aliases": [], "opcode": "0x44e08400", "mask": "0xffe0f400", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm4_11_INDEX", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_i2h:20:1", "SVE_i3l:11:1", "SVE_imm4:16:4" ] } ], "flags": "", "index": 2202 }, { "mnemonic": "smlalt", "aliases": [], "opcode": "0x44004400", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2203 }, { "mnemonic": "smlslb", "aliases": [], "opcode": "0x44a0a000", "mask": "0xffe0f400", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_11_INDEX", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_i3h2:19:2", "SVE_i3l:11:1", "SVE_imm3:16:3" ] } ], "flags": "", "index": 2204 }, { "mnemonic": "smlslb", "aliases": [], "opcode": "0x44e0a000", "mask": "0xffe0f400", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm4_11_INDEX", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_i2h:20:1", "SVE_i3l:11:1", "SVE_imm4:16:4" ] } ], "flags": "", "index": 2205 }, { "mnemonic": "smlslb", "aliases": [], "opcode": "0x44005000", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2206 }, { "mnemonic": "smlslt", "aliases": [], "opcode": "0x44a0a400", "mask": "0xffe0f400", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_11_INDEX", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_i3h2:19:2", "SVE_i3l:11:1", "SVE_imm3:16:3" ] } ], "flags": "", "index": 2207 }, { "mnemonic": "smlslt", "aliases": [], "opcode": "0x44e0a400", "mask": "0xffe0f400", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm4_11_INDEX", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_i2h:20:1", "SVE_i3l:11:1", "SVE_imm4:16:4" ] } ], "flags": "", "index": 2208 }, { "mnemonic": "smlslt", "aliases": [], "opcode": "0x44005400", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2209 }, { "mnemonic": "smulh", "aliases": [], "opcode": "0x04206800", "mask": "0xff20fc00", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2210 }, { "mnemonic": "smullb", "aliases": [], "opcode": "0x44a0c000", "mask": "0xffe0f400", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_11_INDEX", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_i3h2:19:2", "SVE_i3l:11:1", "SVE_imm3:16:3" ] } ], "flags": "", "index": 2211 }, { "mnemonic": "smullb", "aliases": [], "opcode": "0x44e0c000", "mask": "0xffe0f400", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm4_11_INDEX", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_i2h:20:1", "SVE_i3l:11:1", "SVE_imm4:16:4" ] } ], "flags": "", "index": 2212 }, { "mnemonic": "smullb", "aliases": [], "opcode": "0x45007000", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2213 }, { "mnemonic": "smullt", "aliases": [], "opcode": "0x44a0c400", "mask": "0xffe0f400", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_11_INDEX", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_i3h2:19:2", "SVE_i3l:11:1", "SVE_imm3:16:3" ] } ], "flags": "", "index": 2214 }, { "mnemonic": "smullt", "aliases": [], "opcode": "0x44e0c400", "mask": "0xffe0f400", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm4_11_INDEX", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_i2h:20:1", "SVE_i3l:11:1", "SVE_imm4:16:4" ] } ], "flags": "", "index": 2215 }, { "mnemonic": "smullt", "aliases": [], "opcode": "0x45007400", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2216 }, { "mnemonic": "splice", "aliases": [], "opcode": "0x052d8000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ZnxN", "class": "SVE_REGLIST", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2217 }, { "mnemonic": "sqabs", "aliases": [], "opcode": "0x4408a000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2218 }, { "mnemonic": "sqadd", "aliases": [], "opcode": "0x44188000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2219 }, { "mnemonic": "sqcadd", "aliases": [], "opcode": "0x4501d800", "mask": "0xff3ff800", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_IMM_ROT3", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_rot3:10:1" ] } ], "flags": "", "index": 2220 }, { "mnemonic": "sqdmlalb", "aliases": [], "opcode": "0x44a02000", "mask": "0xffe0f400", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_11_INDEX", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_i3h2:19:2", "SVE_i3l:11:1", "SVE_imm3:16:3" ] } ], "flags": "", "index": 2221 }, { "mnemonic": "sqdmlalb", "aliases": [], "opcode": "0x44e02000", "mask": "0xffe0f400", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm4_11_INDEX", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_i2h:20:1", "SVE_i3l:11:1", "SVE_imm4:16:4" ] } ], "flags": "", "index": 2222 }, { "mnemonic": "sqdmlalb", "aliases": [], "opcode": "0x44006000", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2223 }, { "mnemonic": "sqdmlalbt", "aliases": [], "opcode": "0x44000800", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2224 }, { "mnemonic": "sqdmlalt", "aliases": [], "opcode": "0x44a02400", "mask": "0xffe0f400", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_11_INDEX", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_i3h2:19:2", "SVE_i3l:11:1", "SVE_imm3:16:3" ] } ], "flags": "", "index": 2225 }, { "mnemonic": "sqdmlalt", "aliases": [], "opcode": "0x44e02400", "mask": "0xffe0f400", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm4_11_INDEX", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_i2h:20:1", "SVE_i3l:11:1", "SVE_imm4:16:4" ] } ], "flags": "", "index": 2226 }, { "mnemonic": "sqdmlalt", "aliases": [], "opcode": "0x44006400", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2227 }, { "mnemonic": "sqdmlslb", "aliases": [], "opcode": "0x44a03000", "mask": "0xffe0f400", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_11_INDEX", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_i3h2:19:2", "SVE_i3l:11:1", "SVE_imm3:16:3" ] } ], "flags": "", "index": 2228 }, { "mnemonic": "sqdmlslb", "aliases": [], "opcode": "0x44e03000", "mask": "0xffe0f400", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm4_11_INDEX", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_i2h:20:1", "SVE_i3l:11:1", "SVE_imm4:16:4" ] } ], "flags": "", "index": 2229 }, { "mnemonic": "sqdmlslb", "aliases": [], "opcode": "0x44006800", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2230 }, { "mnemonic": "sqdmlslbt", "aliases": [], "opcode": "0x44000c00", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2231 }, { "mnemonic": "sqdmlslt", "aliases": [], "opcode": "0x44a03400", "mask": "0xffe0f400", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_11_INDEX", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_i3h2:19:2", "SVE_i3l:11:1", "SVE_imm3:16:3" ] } ], "flags": "", "index": 2232 }, { "mnemonic": "sqdmlslt", "aliases": [], "opcode": "0x44e03400", "mask": "0xffe0f400", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm4_11_INDEX", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_i2h:20:1", "SVE_i3l:11:1", "SVE_imm4:16:4" ] } ], "flags": "", "index": 2233 }, { "mnemonic": "sqdmlslt", "aliases": [], "opcode": "0x44006c00", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2234 }, { "mnemonic": "sqdmulh", "aliases": [], "opcode": "0x4420f000", "mask": "0xffa0fc00", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_22_INDEX", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_i3h:22:1", "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2235 }, { "mnemonic": "sqdmulh", "aliases": [], "opcode": "0x44a0f000", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_INDEX", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2236 }, { "mnemonic": "sqdmulh", "aliases": [], "opcode": "0x44e0f000", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm4_INDEX", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2237 }, { "mnemonic": "sqdmulh", "aliases": [], "opcode": "0x04207000", "mask": "0xff20fc00", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2238 }, { "mnemonic": "sqdmullb", "aliases": [], "opcode": "0x44a0e000", "mask": "0xffe0f400", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_11_INDEX", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_i3h2:19:2", "SVE_i3l:11:1", "SVE_imm3:16:3" ] } ], "flags": "", "index": 2239 }, { "mnemonic": "sqdmullb", "aliases": [], "opcode": "0x44e0e000", "mask": "0xffe0f400", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm4_11_INDEX", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_i2h:20:1", "SVE_i3l:11:1", "SVE_imm4:16:4" ] } ], "flags": "", "index": 2240 }, { "mnemonic": "sqdmullb", "aliases": [], "opcode": "0x45006000", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2241 }, { "mnemonic": "sqdmullt", "aliases": [], "opcode": "0x44a0e400", "mask": "0xffe0f400", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_11_INDEX", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_i3h2:19:2", "SVE_i3l:11:1", "SVE_imm3:16:3" ] } ], "flags": "", "index": 2242 }, { "mnemonic": "sqdmullt", "aliases": [], "opcode": "0x44e0e400", "mask": "0xffe0f400", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm4_11_INDEX", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_i2h:20:1", "SVE_i3l:11:1", "SVE_imm4:16:4" ] } ], "flags": "", "index": 2243 }, { "mnemonic": "sqdmullt", "aliases": [], "opcode": "0x45006400", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2244 }, { "mnemonic": "sqneg", "aliases": [], "opcode": "0x4409a000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2245 }, { "mnemonic": "sqrdcmlah", "aliases": [], "opcode": "0x44a07000", "mask": "0xffe0f000", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_INDEX", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zm_16:16:5" ] }, { "kind": "SVE_IMM_ROT2", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_rot2:10:2" ] } ], "flags": "", "index": 2246 }, { "mnemonic": "sqrdcmlah", "aliases": [], "opcode": "0x44e07000", "mask": "0xffe0f000", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm4_INDEX", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] }, { "kind": "SVE_IMM_ROT2", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_rot2:10:2" ] } ], "flags": "", "index": 2247 }, { "mnemonic": "sqrdcmlah", "aliases": [], "opcode": "0x44003000", "mask": "0xff20f000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] }, { "kind": "SVE_IMM_ROT2", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_rot2:10:2" ] } ], "flags": "", "index": 2248 }, { "mnemonic": "sqrdmlah", "aliases": [], "opcode": "0x44201000", "mask": "0xffa0fc00", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_22_INDEX", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_i3h:22:1", "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2249 }, { "mnemonic": "sqrdmlah", "aliases": [], "opcode": "0x44a01000", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_INDEX", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2250 }, { "mnemonic": "sqrdmlah", "aliases": [], "opcode": "0x44e01000", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm4_INDEX", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2251 }, { "mnemonic": "sqrdmlah", "aliases": [], "opcode": "0x44007000", "mask": "0xff20fc00", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2252 }, { "mnemonic": "sqrdmlsh", "aliases": [], "opcode": "0x44201400", "mask": "0xffa0fc00", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_22_INDEX", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_i3h:22:1", "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2253 }, { "mnemonic": "sqrdmlsh", "aliases": [], "opcode": "0x44a01400", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_INDEX", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2254 }, { "mnemonic": "sqrdmlsh", "aliases": [], "opcode": "0x44e01400", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm4_INDEX", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2255 }, { "mnemonic": "sqrdmlsh", "aliases": [], "opcode": "0x44007400", "mask": "0xff20fc00", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2256 }, { "mnemonic": "sqrdmulh", "aliases": [], "opcode": "0x4420f400", "mask": "0xffa0fc00", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_22_INDEX", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_i3h:22:1", "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2257 }, { "mnemonic": "sqrdmulh", "aliases": [], "opcode": "0x44a0f400", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_INDEX", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2258 }, { "mnemonic": "sqrdmulh", "aliases": [], "opcode": "0x44e0f400", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm4_INDEX", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2259 }, { "mnemonic": "sqrdmulh", "aliases": [], "opcode": "0x04207400", "mask": "0xff20fc00", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2260 }, { "mnemonic": "sqrshl", "aliases": [], "opcode": "0x440a8000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2261 }, { "mnemonic": "sqrshlr", "aliases": [], "opcode": "0x440e8000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2262 }, { "mnemonic": "sqrshrnb", "aliases": [], "opcode": "0x45202800", "mask": "0xffa0fc00", "class": "SVE_SHIFT_TSZ_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_SHRIMM_UNPRED_22", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_sz:22:1", "SVE_tszl_19:19:2", "SVE_imm3:16:3" ] } ], "flags": "", "index": 2263 }, { "mnemonic": "sqrshrnt", "aliases": [], "opcode": "0x45202c00", "mask": "0xffa0fc00", "class": "SVE_SHIFT_TSZ_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_SHRIMM_UNPRED_22", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_sz:22:1", "SVE_tszl_19:19:2", "SVE_imm3:16:3" ] } ], "flags": "", "index": 2264 }, { "mnemonic": "sqrshrunb", "aliases": [], "opcode": "0x45200800", "mask": "0xffa0fc00", "class": "SVE_SHIFT_TSZ_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_SHRIMM_UNPRED_22", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_sz:22:1", "SVE_tszl_19:19:2", "SVE_imm3:16:3" ] } ], "flags": "", "index": 2265 }, { "mnemonic": "sqrshrunt", "aliases": [], "opcode": "0x45200c00", "mask": "0xffa0fc00", "class": "SVE_SHIFT_TSZ_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_SHRIMM_UNPRED_22", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_sz:22:1", "SVE_tszl_19:19:2", "SVE_imm3:16:3" ] } ], "flags": "", "index": 2266 }, { "mnemonic": "sqshl", "aliases": [], "opcode": "0x04068000", "mask": "0xff3fe000", "class": "SVE_SHIFT_PRED", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_SHLIMM_PRED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_tszh:22:2", "SVE_imm5:5:5" ] } ], "flags": "", "index": 2267 }, { "mnemonic": "sqshl", "aliases": [], "opcode": "0x44088000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2268 }, { "mnemonic": "sqshlr", "aliases": [], "opcode": "0x440c8000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2269 }, { "mnemonic": "sqshlu", "aliases": [], "opcode": "0x040f8000", "mask": "0xff3fe000", "class": "SVE_SHIFT_PRED", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_SHLIMM_PRED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_tszh:22:2", "SVE_imm5:5:5" ] } ], "flags": "", "index": 2270 }, { "mnemonic": "sqshrnb", "aliases": [], "opcode": "0x45202000", "mask": "0xffa0fc00", "class": "SVE_SHIFT_TSZ_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_SHRIMM_UNPRED_22", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_sz:22:1", "SVE_tszl_19:19:2", "SVE_imm3:16:3" ] } ], "flags": "", "index": 2271 }, { "mnemonic": "sqshrnt", "aliases": [], "opcode": "0x45202400", "mask": "0xffa0fc00", "class": "SVE_SHIFT_TSZ_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_SHRIMM_UNPRED_22", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_sz:22:1", "SVE_tszl_19:19:2", "SVE_imm3:16:3" ] } ], "flags": "", "index": 2272 }, { "mnemonic": "sqshrunb", "aliases": [], "opcode": "0x45200000", "mask": "0xffa0fc00", "class": "SVE_SHIFT_TSZ_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_SHRIMM_UNPRED_22", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_sz:22:1", "SVE_tszl_19:19:2", "SVE_imm3:16:3" ] } ], "flags": "", "index": 2273 }, { "mnemonic": "sqshrunt", "aliases": [], "opcode": "0x45200400", "mask": "0xffa0fc00", "class": "SVE_SHIFT_TSZ_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_SHRIMM_UNPRED_22", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_sz:22:1", "SVE_tszl_19:19:2", "SVE_imm3:16:3" ] } ], "flags": "", "index": 2274 }, { "mnemonic": "sqsub", "aliases": [], "opcode": "0x441a8000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2275 }, { "mnemonic": "sqsubr", "aliases": [], "opcode": "0x441e8000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2276 }, { "mnemonic": "sqxtnb", "aliases": [], "opcode": "0x45204000", "mask": "0xffa7fc00", "class": "SVE_SIZE_TSZ_BHS", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2277 }, { "mnemonic": "sqxtnt", "aliases": [], "opcode": "0x45204400", "mask": "0xffa7fc00", "class": "SVE_SIZE_TSZ_BHS", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2278 }, { "mnemonic": "sqxtunb", "aliases": [], "opcode": "0x45205000", "mask": "0xffa7fc00", "class": "SVE_SIZE_TSZ_BHS", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2279 }, { "mnemonic": "sqxtunt", "aliases": [], "opcode": "0x45205400", "mask": "0xffa7fc00", "class": "SVE_SIZE_TSZ_BHS", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2280 }, { "mnemonic": "srhadd", "aliases": [], "opcode": "0x44148000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2281 }, { "mnemonic": "sri", "aliases": [], "opcode": "0x4500f000", "mask": "0xff20fc00", "class": "SVE_SHIFT_TSZ_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_SHRIMM_UNPRED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_tszh:22:2", "imm5:16:5" ] } ], "flags": "", "index": 2282 }, { "mnemonic": "srshl", "aliases": [], "opcode": "0x44028000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2283 }, { "mnemonic": "srshlr", "aliases": [], "opcode": "0x44068000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2284 }, { "mnemonic": "srshr", "aliases": [], "opcode": "0x040c8000", "mask": "0xff3fe000", "class": "SVE_SHIFT_PRED", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_SHRIMM_PRED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_tszh:22:2", "SVE_imm5:5:5" ] } ], "flags": "", "index": 2285 }, { "mnemonic": "srsra", "aliases": [], "opcode": "0x4500e800", "mask": "0xff20fc00", "class": "SVE_SHIFT_TSZ_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_SHRIMM_UNPRED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_tszh:22:2", "imm5:16:5" ] } ], "flags": "", "index": 2286 }, { "mnemonic": "sshllb", "aliases": [], "opcode": "0x4500a000", "mask": "0xffa0fc00", "class": "SVE_SHIFT_TSZ_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_SHLIMM_UNPRED_22", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_sz:22:1", "SVE_tszl_19:19:2", "SVE_imm3:16:3" ] } ], "flags": "", "index": 2287 }, { "mnemonic": "sshllt", "aliases": [], "opcode": "0x4500a400", "mask": "0xffa0fc00", "class": "SVE_SHIFT_TSZ_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_SHLIMM_UNPRED_22", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_sz:22:1", "SVE_tszl_19:19:2", "SVE_imm3:16:3" ] } ], "flags": "", "index": 2288 }, { "mnemonic": "ssra", "aliases": [], "opcode": "0x4500e000", "mask": "0xff20fc00", "class": "SVE_SHIFT_TSZ_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_SHRIMM_UNPRED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_tszh:22:2", "imm5:16:5" ] } ], "flags": "", "index": 2289 }, { "mnemonic": "ssublb", "aliases": [], "opcode": "0x45001000", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2290 }, { "mnemonic": "ssublbt", "aliases": [], "opcode": "0x45008800", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2291 }, { "mnemonic": "ssublt", "aliases": [], "opcode": "0x45001400", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2292 }, { "mnemonic": "ssubltb", "aliases": [], "opcode": "0x45008c00", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2293 }, { "mnemonic": "ssubwb", "aliases": [], "opcode": "0x45005000", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2294 }, { "mnemonic": "ssubwt", "aliases": [], "opcode": "0x45005400", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2295 }, { "mnemonic": "stnt1b", "aliases": [], "opcode": "0xe4402000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_ZX", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2296 }, { "mnemonic": "stnt1b", "aliases": [], "opcode": "0xe4002000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_ZX", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2297 }, { "mnemonic": "stnt1d", "aliases": [], "opcode": "0xe5802000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_ZX", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2298 }, { "mnemonic": "stnt1h", "aliases": [], "opcode": "0xe4c02000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_ZX", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2299 }, { "mnemonic": "stnt1h", "aliases": [], "opcode": "0xe4802000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_ZX", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2300 }, { "mnemonic": "stnt1w", "aliases": [], "opcode": "0xe5402000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_ZX", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2301 }, { "mnemonic": "stnt1w", "aliases": [], "opcode": "0xe5002000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_ZX", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2302 }, { "mnemonic": "subhnb", "aliases": [], "opcode": "0x45207000", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2303 }, { "mnemonic": "subhnt", "aliases": [], "opcode": "0x45207400", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2304 }, { "mnemonic": "suqadd", "aliases": [], "opcode": "0x441c8000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2305 }, { "mnemonic": "tbl", "aliases": [], "opcode": "0x05202800", "mask": "0xff20fc00", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_ZnxN", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2306 }, { "mnemonic": "tbx", "aliases": [], "opcode": "0x05202c00", "mask": "0xff20fc00", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2307 }, { "mnemonic": "uaba", "aliases": [], "opcode": "0x4500fc00", "mask": "0xff20fc00", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2308 }, { "mnemonic": "uabalb", "aliases": [], "opcode": "0x4500c800", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2309 }, { "mnemonic": "uabalt", "aliases": [], "opcode": "0x4500cc00", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2310 }, { "mnemonic": "uabdlb", "aliases": [], "opcode": "0x45003800", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2311 }, { "mnemonic": "uabdlt", "aliases": [], "opcode": "0x45003c00", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2312 }, { "mnemonic": "uadalp", "aliases": [], "opcode": "0x4405a000", "mask": "0xff3fe000", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2313 }, { "mnemonic": "uaddlb", "aliases": [], "opcode": "0x45000800", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2314 }, { "mnemonic": "uaddlt", "aliases": [], "opcode": "0x45000c00", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2315 }, { "mnemonic": "uaddwb", "aliases": [], "opcode": "0x45004800", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2316 }, { "mnemonic": "uaddwt", "aliases": [], "opcode": "0x45004c00", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2317 }, { "mnemonic": "uhadd", "aliases": [], "opcode": "0x44118000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2318 }, { "mnemonic": "uhsub", "aliases": [], "opcode": "0x44138000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2319 }, { "mnemonic": "uhsubr", "aliases": [], "opcode": "0x44178000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2320 }, { "mnemonic": "umaxp", "aliases": [], "opcode": "0x4415a000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2321 }, { "mnemonic": "uminp", "aliases": [], "opcode": "0x4417a000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2322 }, { "mnemonic": "umlalb", "aliases": [], "opcode": "0x44a09000", "mask": "0xffe0f400", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_11_INDEX", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_i3h2:19:2", "SVE_i3l:11:1", "SVE_imm3:16:3" ] } ], "flags": "", "index": 2323 }, { "mnemonic": "umlalb", "aliases": [], "opcode": "0x44e09000", "mask": "0xffe0f400", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm4_11_INDEX", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_i2h:20:1", "SVE_i3l:11:1", "SVE_imm4:16:4" ] } ], "flags": "", "index": 2324 }, { "mnemonic": "umlalb", "aliases": [], "opcode": "0x44004800", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2325 }, { "mnemonic": "umlalt", "aliases": [], "opcode": "0x44a09400", "mask": "0xffe0f400", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_11_INDEX", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_i3h2:19:2", "SVE_i3l:11:1", "SVE_imm3:16:3" ] } ], "flags": "", "index": 2326 }, { "mnemonic": "umlalt", "aliases": [], "opcode": "0x44e09400", "mask": "0xffe0f400", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm4_11_INDEX", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_i2h:20:1", "SVE_i3l:11:1", "SVE_imm4:16:4" ] } ], "flags": "", "index": 2327 }, { "mnemonic": "umlalt", "aliases": [], "opcode": "0x44004c00", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2328 }, { "mnemonic": "umlslb", "aliases": [], "opcode": "0x44a0b000", "mask": "0xffe0f400", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_11_INDEX", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_i3h2:19:2", "SVE_i3l:11:1", "SVE_imm3:16:3" ] } ], "flags": "", "index": 2329 }, { "mnemonic": "umlslb", "aliases": [], "opcode": "0x44e0b000", "mask": "0xffe0f400", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm4_11_INDEX", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_i2h:20:1", "SVE_i3l:11:1", "SVE_imm4:16:4" ] } ], "flags": "", "index": 2330 }, { "mnemonic": "umlslb", "aliases": [], "opcode": "0x44005800", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2331 }, { "mnemonic": "umlslt", "aliases": [], "opcode": "0x44a0b400", "mask": "0xffe0f400", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_11_INDEX", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_i3h2:19:2", "SVE_i3l:11:1", "SVE_imm3:16:3" ] } ], "flags": "", "index": 2332 }, { "mnemonic": "umlslt", "aliases": [], "opcode": "0x44e0b400", "mask": "0xffe0f400", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm4_11_INDEX", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_i2h:20:1", "SVE_i3l:11:1", "SVE_imm4:16:4" ] } ], "flags": "", "index": 2333 }, { "mnemonic": "umlslt", "aliases": [], "opcode": "0x44005c00", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2334 }, { "mnemonic": "umulh", "aliases": [], "opcode": "0x04206c00", "mask": "0xff20fc00", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2335 }, { "mnemonic": "umullb", "aliases": [], "opcode": "0x44a0d000", "mask": "0xffe0f400", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_11_INDEX", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_i3h2:19:2", "SVE_i3l:11:1", "SVE_imm3:16:3" ] } ], "flags": "", "index": 2336 }, { "mnemonic": "umullb", "aliases": [], "opcode": "0x44e0d000", "mask": "0xffe0f400", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm4_11_INDEX", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_i2h:20:1", "SVE_i3l:11:1", "SVE_imm4:16:4" ] } ], "flags": "", "index": 2337 }, { "mnemonic": "umullb", "aliases": [], "opcode": "0x45007800", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2338 }, { "mnemonic": "umullt", "aliases": [], "opcode": "0x44a0d400", "mask": "0xffe0f400", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_11_INDEX", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_i3h2:19:2", "SVE_i3l:11:1", "SVE_imm3:16:3" ] } ], "flags": "", "index": 2339 }, { "mnemonic": "umullt", "aliases": [], "opcode": "0x44e0d400", "mask": "0xffe0f400", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm4_11_INDEX", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_i2h:20:1", "SVE_i3l:11:1", "SVE_imm4:16:4" ] } ], "flags": "", "index": 2340 }, { "mnemonic": "umullt", "aliases": [], "opcode": "0x45007c00", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2341 }, { "mnemonic": "uqadd", "aliases": [], "opcode": "0x44198000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2342 }, { "mnemonic": "uqrshl", "aliases": [], "opcode": "0x440b8000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2343 }, { "mnemonic": "uqrshlr", "aliases": [], "opcode": "0x440f8000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2344 }, { "mnemonic": "uqrshrnb", "aliases": [], "opcode": "0x45203800", "mask": "0xffa0fc00", "class": "SVE_SHIFT_TSZ_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_SHRIMM_UNPRED_22", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_sz:22:1", "SVE_tszl_19:19:2", "SVE_imm3:16:3" ] } ], "flags": "", "index": 2345 }, { "mnemonic": "uqrshrnt", "aliases": [], "opcode": "0x45203c00", "mask": "0xffa0fc00", "class": "SVE_SHIFT_TSZ_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_SHRIMM_UNPRED_22", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_sz:22:1", "SVE_tszl_19:19:2", "SVE_imm3:16:3" ] } ], "flags": "", "index": 2346 }, { "mnemonic": "uqshl", "aliases": [], "opcode": "0x04078000", "mask": "0xff3fe000", "class": "SVE_SHIFT_PRED", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_SHLIMM_PRED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_tszh:22:2", "SVE_imm5:5:5" ] } ], "flags": "", "index": 2347 }, { "mnemonic": "uqshl", "aliases": [], "opcode": "0x44098000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2348 }, { "mnemonic": "uqshlr", "aliases": [], "opcode": "0x440d8000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2349 }, { "mnemonic": "uqshrnb", "aliases": [], "opcode": "0x45203000", "mask": "0xffa0fc00", "class": "SVE_SHIFT_TSZ_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_SHRIMM_UNPRED_22", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_sz:22:1", "SVE_tszl_19:19:2", "SVE_imm3:16:3" ] } ], "flags": "", "index": 2350 }, { "mnemonic": "uqshrnt", "aliases": [], "opcode": "0x45203400", "mask": "0xffa0fc00", "class": "SVE_SHIFT_TSZ_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_SHRIMM_UNPRED_22", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_sz:22:1", "SVE_tszl_19:19:2", "SVE_imm3:16:3" ] } ], "flags": "", "index": 2351 }, { "mnemonic": "uqsub", "aliases": [], "opcode": "0x441b8000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2352 }, { "mnemonic": "uqsubr", "aliases": [], "opcode": "0x441f8000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2353 }, { "mnemonic": "uqxtnb", "aliases": [], "opcode": "0x45204800", "mask": "0xffa7fc00", "class": "SVE_SIZE_TSZ_BHS", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2354 }, { "mnemonic": "uqxtnt", "aliases": [], "opcode": "0x45204c00", "mask": "0xffa7fc00", "class": "SVE_SIZE_TSZ_BHS", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2355 }, { "mnemonic": "urecpe", "aliases": [], "opcode": "0x4480a000", "mask": "0xffffe000", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2356 }, { "mnemonic": "urhadd", "aliases": [], "opcode": "0x44158000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2357 }, { "mnemonic": "urshl", "aliases": [], "opcode": "0x44038000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2358 }, { "mnemonic": "urshlr", "aliases": [], "opcode": "0x44078000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2359 }, { "mnemonic": "urshr", "aliases": [], "opcode": "0x040d8000", "mask": "0xff3fe000", "class": "SVE_SHIFT_PRED", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_SHRIMM_PRED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_tszh:22:2", "SVE_imm5:5:5" ] } ], "flags": "", "index": 2360 }, { "mnemonic": "ursqrte", "aliases": [], "opcode": "0x4481a000", "mask": "0xffffe000", "class": "SVE_MISC", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2361 }, { "mnemonic": "ursra", "aliases": [], "opcode": "0x4500ec00", "mask": "0xff20fc00", "class": "SVE_SHIFT_TSZ_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_SHRIMM_UNPRED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_tszh:22:2", "imm5:16:5" ] } ], "flags": "", "index": 2362 }, { "mnemonic": "ushllb", "aliases": [], "opcode": "0x4500a800", "mask": "0xffa0fc00", "class": "SVE_SHIFT_TSZ_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_SHLIMM_UNPRED_22", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_sz:22:1", "SVE_tszl_19:19:2", "SVE_imm3:16:3" ] } ], "flags": "", "index": 2363 }, { "mnemonic": "ushllt", "aliases": [], "opcode": "0x4500ac00", "mask": "0xffa0fc00", "class": "SVE_SHIFT_TSZ_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_SHLIMM_UNPRED_22", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_sz:22:1", "SVE_tszl_19:19:2", "SVE_imm3:16:3" ] } ], "flags": "", "index": 2364 }, { "mnemonic": "usqadd", "aliases": [], "opcode": "0x441d8000", "mask": "0xff3fe000", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2365 }, { "mnemonic": "usra", "aliases": [], "opcode": "0x4500e400", "mask": "0xff20fc00", "class": "SVE_SHIFT_TSZ_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_SHRIMM_UNPRED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_tszh:22:2", "imm5:16:5" ] } ], "flags": "", "index": 2366 }, { "mnemonic": "usublb", "aliases": [], "opcode": "0x45001800", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2367 }, { "mnemonic": "usublt", "aliases": [], "opcode": "0x45001c00", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2368 }, { "mnemonic": "usubwb", "aliases": [], "opcode": "0x45005800", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2369 }, { "mnemonic": "usubwt", "aliases": [], "opcode": "0x45005c00", "mask": "0xff20fc00", "class": "SVE_SIZE_HSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2370 }, { "mnemonic": "whilege", "aliases": [], "opcode": "0x25200000", "mask": "0xff20fc10", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "W", "W", "W" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "W", "W", "W", "W" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 2371 }, { "mnemonic": "whilege", "aliases": [], "opcode": "0x25201000", "mask": "0xff20fc10", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 2372 }, { "mnemonic": "whilegt", "aliases": [], "opcode": "0x25200010", "mask": "0xff20fc10", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "W", "W", "W" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "W", "W", "W", "W" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 2373 }, { "mnemonic": "whilegt", "aliases": [], "opcode": "0x25201010", "mask": "0xff20fc10", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 2374 }, { "mnemonic": "whilehi", "aliases": [], "opcode": "0x25200810", "mask": "0xff20fc10", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "W", "W", "W" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "W", "W", "W", "W" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 2375 }, { "mnemonic": "whilehi", "aliases": [], "opcode": "0x25201810", "mask": "0xff20fc10", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 2376 }, { "mnemonic": "whilehs", "aliases": [], "opcode": "0x25200800", "mask": "0xff20fc10", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "W", "W", "W" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "W", "W", "W", "W" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 2377 }, { "mnemonic": "whilehs", "aliases": [], "opcode": "0x25201800", "mask": "0xff20fc10", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 2378 }, { "mnemonic": "whilerw", "aliases": [], "opcode": "0x25203010", "mask": "0xff20fc10", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 2379 }, { "mnemonic": "whilewr", "aliases": [], "opcode": "0x25203000", "mask": "0xff20fc10", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 2380 }, { "mnemonic": "xar", "aliases": [], "opcode": "0x04203400", "mask": "0xff20fc00", "class": "SVE_SHIFT_TSZ_BHSD", "feature_set": "SVE2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_SHRIMM_UNPRED", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_tszh:22:2", "imm5:16:5" ] } ], "flags": "", "index": 2381 }, { "mnemonic": "sm4e", "aliases": [], "opcode": "0x4523e000", "mask": "0xfffffc00", "class": "SVE_MISC", "feature_set": "SVE2SM4", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2382 }, { "mnemonic": "sm4ekey", "aliases": [], "opcode": "0x4520f000", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "SVE2SM4", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2383 }, { "mnemonic": "aesd", "aliases": [], "opcode": "0x4522e400", "mask": "0xfffffc00", "class": "SVE_MISC", "feature_set": "SVE2AES", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2384 }, { "mnemonic": "aese", "aliases": [], "opcode": "0x4522e000", "mask": "0xfffffc00", "class": "SVE_MISC", "feature_set": "SVE2AES", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2385 }, { "mnemonic": "aesimc", "aliases": [], "opcode": "0x4520e400", "mask": "0xffffffe0", "class": "SVE_MISC", "feature_set": "SVE2AES", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zd:0:5" ] } ], "flags": "", "index": 2386 }, { "mnemonic": "aesmc", "aliases": [], "opcode": "0x4520e000", "mask": "0xffffffe0", "class": "SVE_MISC", "feature_set": "SVE2AES", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zd:0:5" ] } ], "flags": "", "index": 2387 }, { "mnemonic": "pmullb", "aliases": [], "opcode": "0x45006800", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "SVE2AES", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_Q" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2388 }, { "mnemonic": "pmullt", "aliases": [], "opcode": "0x45006c00", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "SVE2AES", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_Q" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2389 }, { "mnemonic": "rax1", "aliases": [], "opcode": "0x4520f400", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "SVE2SHA3", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2390 }, { "mnemonic": "bdep", "aliases": [], "opcode": "0x4500b400", "mask": "0xff20fc00", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2BITPERM", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2391 }, { "mnemonic": "bext", "aliases": [], "opcode": "0x4500b000", "mask": "0xff20fc00", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2BITPERM", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2392 }, { "mnemonic": "bgrp", "aliases": [], "opcode": "0x4500b800", "mask": "0xff20fc00", "class": "SVE_SIZE_BHSD", "feature_set": "SVE2BITPERM", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2393 }, { "mnemonic": "addha", "aliases": [], "opcode": "0xc0900000", "mask": "0xffff001c", "class": "SME_MISC", "feature_set": "SME", "description": "SME instructions", "operands": [ { "kind": "SME_ZAda_2b", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_ZAda_2b:0:2" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SME_Pm", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SME_Pm:13:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2394 }, { "mnemonic": "addha", "aliases": [], "opcode": "0xc0d00000", "mask": "0xffff0018", "class": "SME_MISC", "feature_set": "SME_I16I64", "description": "SME instructions", "operands": [ { "kind": "SME_ZAda_3b", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_ZAda_3b:0:3" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SME_Pm", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SME_Pm:13:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2395 }, { "mnemonic": "addspl", "aliases": [], "opcode": "0x04605800", "mask": "0xffe0f800", "class": "SME_MISC", "feature_set": "SME", "description": "SME instructions", "operands": [ { "kind": "Rd_SP", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_Rn_SP", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "SVE_Rn:16:5" ] }, { "kind": "SVE_SIMM6", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_imms:5:6" ] } ], "flags": "", "index": 2396 }, { "mnemonic": "addsvl", "aliases": [], "opcode": "0x04205800", "mask": "0xffe0f800", "class": "SME_MISC", "feature_set": "SME", "description": "SME instructions", "operands": [ { "kind": "Rd_SP", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_Rn_SP", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "SVE_Rn:16:5" ] }, { "kind": "SVE_SIMM6", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_imms:5:6" ] } ], "flags": "", "index": 2397 }, { "mnemonic": "addva", "aliases": [], "opcode": "0xc0910000", "mask": "0xffff001c", "class": "SME_MISC", "feature_set": "SME", "description": "SME instructions", "operands": [ { "kind": "SME_ZAda_2b", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_ZAda_2b:0:2" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SME_Pm", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SME_Pm:13:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2398 }, { "mnemonic": "addva", "aliases": [], "opcode": "0xc0d10000", "mask": "0xffff0018", "class": "SME_MISC", "feature_set": "SME_I16I64", "description": "SME instructions", "operands": [ { "kind": "SME_ZAda_3b", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_ZAda_3b:0:3" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SME_Pm", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SME_Pm:13:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2399 }, { "mnemonic": "bfmopa", "aliases": [], "opcode": "0x81800000", "mask": "0xffe0001c", "class": "SME_MISC", "feature_set": "SME", "description": "SME instructions", "operands": [ { "kind": "SME_ZAda_2b", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_ZAda_2b:0:2" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SME_Pm", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SME_Pm:13:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2400 }, { "mnemonic": "bfmops", "aliases": [], "opcode": "0x81800010", "mask": "0xffe0001c", "class": "SME_MISC", "feature_set": "SME", "description": "SME instructions", "operands": [ { "kind": "SME_ZAda_2b", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_ZAda_2b:0:2" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SME_Pm", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SME_Pm:13:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2401 }, { "mnemonic": "fmopa", "aliases": [], "opcode": "0x80800000", "mask": "0xffe0001c", "class": "SME_MISC", "feature_set": "SME", "description": "SME instructions", "operands": [ { "kind": "SME_ZAda_2b", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_ZAda_2b:0:2" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SME_Pm", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SME_Pm:13:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2402 }, { "mnemonic": "fmopa", "aliases": [], "opcode": "0x80c00000", "mask": "0xffe00018", "class": "SME_MISC", "feature_set": "SME_F64F64", "description": "SME instructions", "operands": [ { "kind": "SME_ZAda_3b", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_ZAda_3b:0:3" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SME_Pm", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SME_Pm:13:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2403 }, { "mnemonic": "fmopa", "aliases": [], "opcode": "0x81a00000", "mask": "0xffe0001c", "class": "SME_MISC", "feature_set": "SME", "description": "SME instructions", "operands": [ { "kind": "SME_ZAda_2b", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_ZAda_2b:0:2" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SME_Pm", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SME_Pm:13:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2404 }, { "mnemonic": "fmops", "aliases": [], "opcode": "0x80800010", "mask": "0xffe0001c", "class": "SME_MISC", "feature_set": "SME", "description": "SME instructions", "operands": [ { "kind": "SME_ZAda_2b", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_ZAda_2b:0:2" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SME_Pm", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SME_Pm:13:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2405 }, { "mnemonic": "fmops", "aliases": [], "opcode": "0x80c00010", "mask": "0xffe00018", "class": "SME_MISC", "feature_set": "SME_F64F64", "description": "SME instructions", "operands": [ { "kind": "SME_ZAda_3b", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_ZAda_3b:0:3" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SME_Pm", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SME_Pm:13:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2406 }, { "mnemonic": "fmops", "aliases": [], "opcode": "0x81a00010", "mask": "0xffe0001c", "class": "SME_MISC", "feature_set": "SME", "description": "SME instructions", "operands": [ { "kind": "SME_ZAda_2b", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_ZAda_2b:0:2" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SME_Pm", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SME_Pm:13:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2407 }, { "mnemonic": "rdsvl", "aliases": [], "opcode": "0x04bf5800", "mask": "0xfffff800", "class": "SME_MISC", "feature_set": "SME", "description": "SME instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_SIMM6", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_imms:5:6" ] } ], "flags": "", "index": 2408 }, { "mnemonic": "smopa", "aliases": [], "opcode": "0xa0800000", "mask": "0xffe0001c", "class": "SME_MISC", "feature_set": "SME", "description": "SME instructions", "operands": [ { "kind": "SME_ZAda_2b", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_ZAda_2b:0:2" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SME_Pm", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SME_Pm:13:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2409 }, { "mnemonic": "smopa", "aliases": [], "opcode": "0xa0c00000", "mask": "0xffe00018", "class": "SME_MISC", "feature_set": "SME_I16I64", "description": "SME instructions", "operands": [ { "kind": "SME_ZAda_3b", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_ZAda_3b:0:3" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SME_Pm", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SME_Pm:13:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2410 }, { "mnemonic": "smops", "aliases": [], "opcode": "0xa0800010", "mask": "0xffe0001c", "class": "SME_MISC", "feature_set": "SME", "description": "SME instructions", "operands": [ { "kind": "SME_ZAda_2b", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_ZAda_2b:0:2" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SME_Pm", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SME_Pm:13:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2411 }, { "mnemonic": "smops", "aliases": [], "opcode": "0xa0c00010", "mask": "0xffe00018", "class": "SME_MISC", "feature_set": "SME_I16I64", "description": "SME instructions", "operands": [ { "kind": "SME_ZAda_3b", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_ZAda_3b:0:3" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SME_Pm", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SME_Pm:13:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2412 }, { "mnemonic": "sumopa", "aliases": [], "opcode": "0xa0a00000", "mask": "0xffe0001c", "class": "SME_MISC", "feature_set": "SME", "description": "SME instructions", "operands": [ { "kind": "SME_ZAda_2b", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_ZAda_2b:0:2" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SME_Pm", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SME_Pm:13:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2413 }, { "mnemonic": "sumopa", "aliases": [], "opcode": "0xa0e00000", "mask": "0xffe00018", "class": "SME_MISC", "feature_set": "SME_I16I64", "description": "SME instructions", "operands": [ { "kind": "SME_ZAda_3b", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_ZAda_3b:0:3" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SME_Pm", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SME_Pm:13:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2414 }, { "mnemonic": "sumops", "aliases": [], "opcode": "0xa0a00010", "mask": "0xffe0001c", "class": "SME_MISC", "feature_set": "SME", "description": "SME instructions", "operands": [ { "kind": "SME_ZAda_2b", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_ZAda_2b:0:2" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SME_Pm", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SME_Pm:13:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2415 }, { "mnemonic": "sumops", "aliases": [], "opcode": "0xa0e00010", "mask": "0xffe00018", "class": "SME_MISC", "feature_set": "SME_I16I64", "description": "SME instructions", "operands": [ { "kind": "SME_ZAda_3b", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_ZAda_3b:0:3" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SME_Pm", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SME_Pm:13:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2416 }, { "mnemonic": "umopa", "aliases": [], "opcode": "0xa1a00000", "mask": "0xffe0001c", "class": "SME_MISC", "feature_set": "SME", "description": "SME instructions", "operands": [ { "kind": "SME_ZAda_2b", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_ZAda_2b:0:2" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SME_Pm", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SME_Pm:13:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2417 }, { "mnemonic": "umopa", "aliases": [], "opcode": "0xa1e00000", "mask": "0xffe00018", "class": "SME_MISC", "feature_set": "SME_I16I64", "description": "SME instructions", "operands": [ { "kind": "SME_ZAda_3b", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_ZAda_3b:0:3" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SME_Pm", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SME_Pm:13:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2418 }, { "mnemonic": "umops", "aliases": [], "opcode": "0xa1a00010", "mask": "0xffe0001c", "class": "SME_MISC", "feature_set": "SME", "description": "SME instructions", "operands": [ { "kind": "SME_ZAda_2b", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_ZAda_2b:0:2" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SME_Pm", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SME_Pm:13:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2419 }, { "mnemonic": "umops", "aliases": [], "opcode": "0xa1e00010", "mask": "0xffe00018", "class": "SME_MISC", "feature_set": "SME_I16I64", "description": "SME instructions", "operands": [ { "kind": "SME_ZAda_3b", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_ZAda_3b:0:3" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SME_Pm", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SME_Pm:13:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2420 }, { "mnemonic": "usmopa", "aliases": [], "opcode": "0xa1800000", "mask": "0xffe0001c", "class": "SME_MISC", "feature_set": "SME", "description": "SME instructions", "operands": [ { "kind": "SME_ZAda_2b", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_ZAda_2b:0:2" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SME_Pm", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SME_Pm:13:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2421 }, { "mnemonic": "usmopa", "aliases": [], "opcode": "0xa1c00000", "mask": "0xffe00018", "class": "SME_MISC", "feature_set": "SME_I16I64", "description": "SME instructions", "operands": [ { "kind": "SME_ZAda_3b", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_ZAda_3b:0:3" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SME_Pm", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SME_Pm:13:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2422 }, { "mnemonic": "usmops", "aliases": [], "opcode": "0xa1800010", "mask": "0xffe0001c", "class": "SME_MISC", "feature_set": "SME", "description": "SME instructions", "operands": [ { "kind": "SME_ZAda_2b", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_ZAda_2b:0:2" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SME_Pm", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SME_Pm:13:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2423 }, { "mnemonic": "usmops", "aliases": [], "opcode": "0xa1c00010", "mask": "0xffe00018", "class": "SME_MISC", "feature_set": "SME_I16I64", "description": "SME instructions", "operands": [ { "kind": "SME_ZAda_3b", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_ZAda_3b:0:3" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SME_Pm", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SME_Pm:13:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2424 }, { "mnemonic": "mov", "aliases": [], "opcode": "0xc0020000", "mask": "0xff3e0200", "class": "SME_MOV", "feature_set": "SME", "description": "SME instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D", "S_Q" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SME_ZA_HV_idx_src", "class": "ZA_ACCESS", "qualifiers": [ "S_B", "S_H", "S_S", "S_D", "S_Q" ], "bit_fields": [ "SME_size_22:22:2", "SME_Q:16:1", "SME_V:15:1", "SME_Rv:13:2", "imm4_5:5:4" ] } ], "flags": "", "index": 2425 }, { "mnemonic": "mov", "aliases": [], "opcode": "0xc0000000", "mask": "0xff3e0010", "class": "SME_MOV", "feature_set": "SME", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_HV_idx_dest", "class": "ZA_ACCESS", "qualifiers": [ "S_B", "S_H", "S_S", "S_D", "S_Q" ], "bit_fields": [ "SME_size_22:22:2", "SME_Q:16:1", "SME_V:15:1", "SME_Rv:13:2", "imm4_0:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D", "S_Q" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2426 }, { "mnemonic": "mova", "aliases": [], "opcode": "0xc0020000", "mask": "0xff3e0200", "class": "SME_MOV", "feature_set": "SME", "description": "SME instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D", "S_Q" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SME_ZA_HV_idx_src", "class": "ZA_ACCESS", "qualifiers": [ "S_B", "S_H", "S_S", "S_D", "S_Q" ], "bit_fields": [ "SME_size_22:22:2", "SME_Q:16:1", "SME_V:15:1", "SME_Rv:13:2", "imm4_5:5:4" ] } ], "flags": "", "index": 2427 }, { "mnemonic": "mova", "aliases": [], "opcode": "0xc0000000", "mask": "0xff3e0010", "class": "SME_MOV", "feature_set": "SME", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_HV_idx_dest", "class": "ZA_ACCESS", "qualifiers": [ "S_B", "S_H", "S_S", "S_D", "S_Q" ], "bit_fields": [ "SME_size_22:22:2", "SME_Q:16:1", "SME_V:15:1", "SME_Rv:13:2", "imm4_0:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M", "P_M", "P_M", "P_M", "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D", "S_Q" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2428 }, { "mnemonic": "zero", "aliases": [], "opcode": "0xc0080000", "mask": "0xffffff00", "class": "SME_MISC", "feature_set": "SME", "description": "SME instructions", "operands": [ { "kind": "SME_list_of_64bit_tiles", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SME_zero_mask:0:8" ] } ], "flags": "", "index": 2429 }, { "mnemonic": "ld1b", "aliases": [], "opcode": "0xe0000000", "mask": "0xffe00010", "class": "SVE_MISC", "feature_set": "SME", "description": "SVE instructions", "operands": [ { "kind": "SME_ZA_HV_idx_ldstr", "class": "ZA_ACCESS", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_size_22:22:2", "index2:24:1", "SME_V:15:1", "SME_Rv:13:2", "imm4_0:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2430 }, { "mnemonic": "ld1h", "aliases": [], "opcode": "0xe0400000", "mask": "0xffe00010", "class": "SVE_MISC", "feature_set": "SME", "description": "SVE instructions", "operands": [ { "kind": "SME_ZA_HV_idx_ldstr", "class": "ZA_ACCESS", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_size_22:22:2", "index2:24:1", "SME_V:15:1", "SME_Rv:13:2", "imm4_0:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL1", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2431 }, { "mnemonic": "ld1w", "aliases": [], "opcode": "0xe0800000", "mask": "0xffe00010", "class": "SVE_MISC", "feature_set": "SME", "description": "SVE instructions", "operands": [ { "kind": "SME_ZA_HV_idx_ldstr", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_size_22:22:2", "index2:24:1", "SME_V:15:1", "SME_Rv:13:2", "imm4_0:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL2", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2432 }, { "mnemonic": "ld1d", "aliases": [], "opcode": "0xe0c00000", "mask": "0xffe00010", "class": "SVE_MISC", "feature_set": "SME", "description": "SVE instructions", "operands": [ { "kind": "SME_ZA_HV_idx_ldstr", "class": "ZA_ACCESS", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_size_22:22:2", "index2:24:1", "SME_V:15:1", "SME_Rv:13:2", "imm4_0:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL3", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2433 }, { "mnemonic": "ld1q", "aliases": [], "opcode": "0xe1c00000", "mask": "0xffe00010", "class": "SVE_MISC", "feature_set": "SME", "description": "SVE instructions", "operands": [ { "kind": "SME_ZA_HV_idx_ldstr", "class": "ZA_ACCESS", "qualifiers": [ "S_Q" ], "bit_fields": [ "SME_size_22:22:2", "index2:24:1", "SME_V:15:1", "SME_Rv:13:2", "imm4_0:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL4", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2434 }, { "mnemonic": "ld1b", "aliases": [], "opcode": "0xe0000000", "mask": "0xffe00010", "class": "SVE_MISC", "feature_set": "SME", "description": "SVE instructions", "operands": [ { "kind": "SME_ZA_HV_idx_ldstr", "class": "ZA_ACCESS", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_size_22:22:2", "index2:24:1", "SME_V:15:1", "SME_Rv:13:2", "imm4_0:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_R", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2435 }, { "mnemonic": "ld1h", "aliases": [], "opcode": "0xe0400000", "mask": "0xffe00010", "class": "SVE_MISC", "feature_set": "SME", "description": "SVE instructions", "operands": [ { "kind": "SME_ZA_HV_idx_ldstr", "class": "ZA_ACCESS", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_size_22:22:2", "index2:24:1", "SME_V:15:1", "SME_Rv:13:2", "imm4_0:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_R", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2436 }, { "mnemonic": "ld1w", "aliases": [], "opcode": "0xe0800000", "mask": "0xffe00010", "class": "SVE_MISC", "feature_set": "SME", "description": "SVE instructions", "operands": [ { "kind": "SME_ZA_HV_idx_ldstr", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_size_22:22:2", "index2:24:1", "SME_V:15:1", "SME_Rv:13:2", "imm4_0:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_R", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2437 }, { "mnemonic": "ld1d", "aliases": [], "opcode": "0xe0c00000", "mask": "0xffe00010", "class": "SVE_MISC", "feature_set": "SME", "description": "SVE instructions", "operands": [ { "kind": "SME_ZA_HV_idx_ldstr", "class": "ZA_ACCESS", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_size_22:22:2", "index2:24:1", "SME_V:15:1", "SME_Rv:13:2", "imm4_0:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_R", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2438 }, { "mnemonic": "ld1q", "aliases": [], "opcode": "0xe1c00000", "mask": "0xffe00010", "class": "SVE_MISC", "feature_set": "SME", "description": "SVE instructions", "operands": [ { "kind": "SME_ZA_HV_idx_ldstr", "class": "ZA_ACCESS", "qualifiers": [ "S_Q" ], "bit_fields": [ "SME_size_22:22:2", "index2:24:1", "SME_V:15:1", "SME_Rv:13:2", "imm4_0:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_R", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2439 }, { "mnemonic": "st1b", "aliases": [], "opcode": "0xe0200000", "mask": "0xffe00010", "class": "SVE_MISC", "feature_set": "SME", "description": "SVE instructions", "operands": [ { "kind": "SME_ZA_HV_idx_ldstr", "class": "ZA_ACCESS", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_size_22:22:2", "index2:24:1", "SME_V:15:1", "SME_Rv:13:2", "imm4_0:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2440 }, { "mnemonic": "st1h", "aliases": [], "opcode": "0xe0600000", "mask": "0xffe00010", "class": "SVE_MISC", "feature_set": "SME", "description": "SVE instructions", "operands": [ { "kind": "SME_ZA_HV_idx_ldstr", "class": "ZA_ACCESS", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_size_22:22:2", "index2:24:1", "SME_V:15:1", "SME_Rv:13:2", "imm4_0:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL1", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2441 }, { "mnemonic": "st1w", "aliases": [], "opcode": "0xe0a00000", "mask": "0xffe00010", "class": "SVE_MISC", "feature_set": "SME", "description": "SVE instructions", "operands": [ { "kind": "SME_ZA_HV_idx_ldstr", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_size_22:22:2", "index2:24:1", "SME_V:15:1", "SME_Rv:13:2", "imm4_0:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL2", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2442 }, { "mnemonic": "st1d", "aliases": [], "opcode": "0xe0e00000", "mask": "0xffe00010", "class": "SVE_MISC", "feature_set": "SME", "description": "SVE instructions", "operands": [ { "kind": "SME_ZA_HV_idx_ldstr", "class": "ZA_ACCESS", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_size_22:22:2", "index2:24:1", "SME_V:15:1", "SME_Rv:13:2", "imm4_0:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL3", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2443 }, { "mnemonic": "st1q", "aliases": [], "opcode": "0xe1e00000", "mask": "0xffe00010", "class": "SVE_MISC", "feature_set": "SME", "description": "SVE instructions", "operands": [ { "kind": "SME_ZA_HV_idx_ldstr", "class": "ZA_ACCESS", "qualifiers": [ "S_Q" ], "bit_fields": [ "SME_size_22:22:2", "index2:24:1", "SME_V:15:1", "SME_Rv:13:2", "imm4_0:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL4", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2444 }, { "mnemonic": "st1b", "aliases": [], "opcode": "0xe0200000", "mask": "0xffe00010", "class": "SVE_MISC", "feature_set": "SME", "description": "SVE instructions", "operands": [ { "kind": "SME_ZA_HV_idx_ldstr", "class": "ZA_ACCESS", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_size_22:22:2", "index2:24:1", "SME_V:15:1", "SME_Rv:13:2", "imm4_0:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_R", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2445 }, { "mnemonic": "st1h", "aliases": [], "opcode": "0xe0600000", "mask": "0xffe00010", "class": "SVE_MISC", "feature_set": "SME", "description": "SVE instructions", "operands": [ { "kind": "SME_ZA_HV_idx_ldstr", "class": "ZA_ACCESS", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_size_22:22:2", "index2:24:1", "SME_V:15:1", "SME_Rv:13:2", "imm4_0:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_R", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2446 }, { "mnemonic": "st1w", "aliases": [], "opcode": "0xe0a00000", "mask": "0xffe00010", "class": "SVE_MISC", "feature_set": "SME", "description": "SVE instructions", "operands": [ { "kind": "SME_ZA_HV_idx_ldstr", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_size_22:22:2", "index2:24:1", "SME_V:15:1", "SME_Rv:13:2", "imm4_0:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_R", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2447 }, { "mnemonic": "st1d", "aliases": [], "opcode": "0xe0e00000", "mask": "0xffe00010", "class": "SVE_MISC", "feature_set": "SME", "description": "SVE instructions", "operands": [ { "kind": "SME_ZA_HV_idx_ldstr", "class": "ZA_ACCESS", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_size_22:22:2", "index2:24:1", "SME_V:15:1", "SME_Rv:13:2", "imm4_0:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_R", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2448 }, { "mnemonic": "st1q", "aliases": [], "opcode": "0xe1e00000", "mask": "0xffe00010", "class": "SVE_MISC", "feature_set": "SME", "description": "SVE instructions", "operands": [ { "kind": "SME_ZA_HV_idx_ldstr", "class": "ZA_ACCESS", "qualifiers": [ "S_Q" ], "bit_fields": [ "SME_size_22:22:2", "index2:24:1", "SME_V:15:1", "SME_Rv:13:2", "imm4_0:0:4" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_R", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2449 }, { "mnemonic": "ldr", "aliases": [], "opcode": "0xe1000000", "mask": "0xffff9c10", "class": "SME_LDR", "feature_set": "SME", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off4", "class": "ZA_ACCESS", "qualifiers": [], "bit_fields": [ "SME_Rv:13:2", "imm4_0:0:4" ] }, { "kind": "SME_ADDR_RI_U4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "imm4_0:0:4" ] } ], "flags": "", "index": 2450 }, { "mnemonic": "str", "aliases": [], "opcode": "0xe1200000", "mask": "0xffff9c10", "class": "SME_STR", "feature_set": "SME", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off4", "class": "ZA_ACCESS", "qualifiers": [], "bit_fields": [ "SME_Rv:13:2", "imm4_0:0:4" ] }, { "kind": "SME_ADDR_RI_U4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "imm4_0:0:4" ] } ], "flags": "", "index": 2451 }, { "mnemonic": "revd", "aliases": [], "opcode": "0x052e8000", "mask": "0xffffe000", "class": "SME_MISC", "feature_set": "SME", "description": "SME instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_Q" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_Q" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2452 }, { "mnemonic": "sclamp", "aliases": [], "opcode": "0x4400c000", "mask": "0xff20fc00", "class": "SVE_SIZE_BHSD", "feature_set": "SME", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2453 }, { "mnemonic": "uclamp", "aliases": [], "opcode": "0x4400c400", "mask": "0xff20fc00", "class": "SVE_SIZE_BHSD", "feature_set": "SME", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2454 }, { "mnemonic": "psel", "aliases": [], "opcode": "0x25204000", "mask": "0xff20c210", "class": "SME_PSEL", "feature_set": "SME", "description": "SME instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_Pg4_10", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg4_10:10:4" ] }, { "kind": "SME_PnT_Wm_imm", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SME_Rm:16:2", "SVE_Pn:5:4", "SME_i1:23:1", "SME_tszh:22:1", "SME_tszl:18:3" ] } ], "flags": "", "index": 2455 }, { "mnemonic": "psel", "aliases": [], "opcode": "0x25204000", "mask": "0xff20c210", "class": "SME_PSEL", "feature_set": "SME", "description": "SME instructions", "operands": [ { "kind": "SVE_PNd", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SVE_PNg4_10", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg4_10:10:4" ] }, { "kind": "SME_PnT_Wm_imm", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SME_Rm:16:2", "SVE_Pn:5:4", "SME_i1:23:1", "SME_tszh:22:1", "SME_tszl:18:3" ] } ], "flags": "", "index": 2456 }, { "mnemonic": "rprfm", "aliases": [], "opcode": "0xf8a04818", "mask": "0xffe04c18", "class": "SME_MISC", "feature_set": "V8", "description": "SME instructions", "operands": [ { "kind": "RPRFMOP", "class": "SYSTEM", "qualifiers": [], "bit_fields": [ "imm1_15:15:1", "imm2_12:12:2", "imm3_0:0:3" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [], "bit_fields": [ "Rm:16:5" ] }, { "kind": "SIMD_ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 2457 }, { "mnemonic": "bfmlslb", "aliases": [], "opcode": "0x64e06000", "mask": "0xffe0f400", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_11_INDEX", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_i3h2:19:2", "SVE_i3l:11:1", "SVE_imm3:16:3" ] } ], "flags": "", "index": 2458 }, { "mnemonic": "bfmlslb", "aliases": [], "opcode": "0x64e0a000", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2459 }, { "mnemonic": "bfmlslt", "aliases": [], "opcode": "0x64e06400", "mask": "0xffe0f400", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_11_INDEX", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_i3h2:19:2", "SVE_i3l:11:1", "SVE_imm3:16:3" ] } ], "flags": "", "index": 2460 }, { "mnemonic": "bfmlslt", "aliases": [], "opcode": "0x64e0a400", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2461 }, { "mnemonic": "fdot", "aliases": [], "opcode": "0x64204000", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_19_INDEX", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "imm2_19:19:2", "SVE_imm3:16:3" ] } ], "flags": "", "index": 2462 }, { "mnemonic": "fdot", "aliases": [], "opcode": "0x64208000", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2463 }, { "mnemonic": "fclamp", "aliases": [], "opcode": "0x64202400", "mask": "0xff20fc00", "class": "SME_SIZE_22_HSD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2464 }, { "mnemonic": "sdot", "aliases": [], "opcode": "0x4480c800", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_19_INDEX", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "imm2_19:19:2", "SVE_imm3:16:3" ] } ], "flags": "", "index": 2465 }, { "mnemonic": "sdot", "aliases": [], "opcode": "0x4400c800", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2466 }, { "mnemonic": "sqcvtn", "aliases": [], "opcode": "0x45314000", "mask": "0xfffffc20", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zn2:6:4" ] } ], "flags": "", "index": 2467 }, { "mnemonic": "sqcvtun", "aliases": [], "opcode": "0x45315000", "mask": "0xfffffc20", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zn2:6:4" ] } ], "flags": "", "index": 2468 }, { "mnemonic": "sqrshrn", "aliases": [], "opcode": "0x45b02800", "mask": "0xfff0fc20", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_SHRIMM4", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_imm4:16:4" ] } ], "flags": "", "index": 2469 }, { "mnemonic": "sqrshrun", "aliases": [], "opcode": "0x45b00800", "mask": "0xfff0fc20", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_SHRIMM4", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_imm4:16:4" ] } ], "flags": "", "index": 2470 }, { "mnemonic": "udot", "aliases": [], "opcode": "0x4480cc00", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_19_INDEX", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "imm2_19:19:2", "SVE_imm3:16:3" ] } ], "flags": "", "index": 2471 }, { "mnemonic": "udot", "aliases": [], "opcode": "0x4400cc00", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2472 }, { "mnemonic": "uqcvtn", "aliases": [], "opcode": "0x45314800", "mask": "0xfffffc20", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zn2:6:4" ] } ], "flags": "", "index": 2473 }, { "mnemonic": "uqrshrn", "aliases": [], "opcode": "0x45b03800", "mask": "0xfff0fc20", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_SHRIMM4", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_imm4:16:4" ] } ], "flags": "", "index": 2474 }, { "mnemonic": "whilege", "aliases": [], "opcode": "0x25205010", "mask": "0xff20fc11", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Pdx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Pdx2:1:3" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 2475 }, { "mnemonic": "whilegt", "aliases": [], "opcode": "0x25205011", "mask": "0xff20fc11", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Pdx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Pdx2:1:3" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 2476 }, { "mnemonic": "whilehi", "aliases": [], "opcode": "0x25205811", "mask": "0xff20fc11", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Pdx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Pdx2:1:3" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 2477 }, { "mnemonic": "whilehs", "aliases": [], "opcode": "0x25205810", "mask": "0xff20fc11", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Pdx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Pdx2:1:3" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 2478 }, { "mnemonic": "whilele", "aliases": [], "opcode": "0x25205411", "mask": "0xff20fc11", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Pdx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Pdx2:1:3" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 2479 }, { "mnemonic": "whilelo", "aliases": [], "opcode": "0x25205c10", "mask": "0xff20fc11", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Pdx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Pdx2:1:3" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 2480 }, { "mnemonic": "whilels", "aliases": [], "opcode": "0x25205c11", "mask": "0xff20fc11", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Pdx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Pdx2:1:3" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 2481 }, { "mnemonic": "whilelt", "aliases": [], "opcode": "0x25205410", "mask": "0xff20fc11", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Pdx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Pdx2:1:3" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 2482 }, { "mnemonic": "add", "aliases": [], "opcode": "0xc1a01c10", "mask": "0xffbf9c38", "class": "SME_INT_SD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Zn2:6:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2483 }, { "mnemonic": "add", "aliases": [], "opcode": "0xc1a11c10", "mask": "0xffbf9c78", "class": "SME_INT_SD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Zn4:7:3" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2484 }, { "mnemonic": "add", "aliases": [], "opcode": "0xc1201810", "mask": "0xffb09c18", "class": "SME_INT_SD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SVE_ZnxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2485 }, { "mnemonic": "add", "aliases": [], "opcode": "0xc1301810", "mask": "0xffb09c18", "class": "SME_INT_SD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SVE_ZnxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2486 }, { "mnemonic": "add", "aliases": [], "opcode": "0xc1a01810", "mask": "0xffa19c38", "class": "SME_INT_SD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zmx2", "class": "SVE_REGLIST", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Zm2:17:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2487 }, { "mnemonic": "add", "aliases": [], "opcode": "0xc1a11810", "mask": "0xffa39c78", "class": "SME_INT_SD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zmx4", "class": "SVE_REGLIST", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Zm4:18:3" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2488 }, { "mnemonic": "add", "aliases": [], "opcode": "0xc120a300", "mask": "0xff30ffe1", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "", "index": 2489 }, { "mnemonic": "add", "aliases": [], "opcode": "0xc120ab00", "mask": "0xff30ffe3", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "", "index": 2490 }, { "mnemonic": "bfcvt", "aliases": [], "opcode": "0xc160e000", "mask": "0xfffffc20", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zn2:6:4" ] } ], "flags": "", "index": 2491 }, { "mnemonic": "bfcvtn", "aliases": [], "opcode": "0xc160e020", "mask": "0xfffffc20", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zn2:6:4" ] } ], "flags": "", "index": 2492 }, { "mnemonic": "bfdot", "aliases": [], "opcode": "0xc1501018", "mask": "0xfff09038", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zm_INDEX2", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4", "imm2_10:10:2" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2493 }, { "mnemonic": "bfdot", "aliases": [], "opcode": "0xc1509018", "mask": "0xfff09078", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zm_INDEX2", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4", "imm2_10:10:2" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2494 }, { "mnemonic": "bfdot", "aliases": [], "opcode": "0xc1201010", "mask": "0xfff09c18", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SVE_ZnxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2495 }, { "mnemonic": "bfdot", "aliases": [], "opcode": "0xc1301010", "mask": "0xfff09c18", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SVE_ZnxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2496 }, { "mnemonic": "bfdot", "aliases": [], "opcode": "0xc1a01010", "mask": "0xffe19c38", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zmx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm2:17:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2497 }, { "mnemonic": "bfdot", "aliases": [], "opcode": "0xc1a11010", "mask": "0xffe39c78", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zmx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm4:18:3" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2498 }, { "mnemonic": "bfmlal", "aliases": [], "opcode": "0xc1801010", "mask": "0xfff01018", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm_INDEX3_10", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4", "imm1_15:15:1", "imm2_10:10:2" ] } ], "flags": "", "index": 2499 }, { "mnemonic": "bfmlal", "aliases": [], "opcode": "0xc1901010", "mask": "0xfff09038", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zm_INDEX3_2", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4", "imm2_10:10:2", "imm1_2:2:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2500 }, { "mnemonic": "bfmlal", "aliases": [], "opcode": "0xc1909010", "mask": "0xfff09078", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zm_INDEX3_2", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4", "imm2_10:10:2", "imm1_2:2:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2501 }, { "mnemonic": "bfmlal", "aliases": [], "opcode": "0xc1200c10", "mask": "0xfff09c18", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "", "index": 2502 }, { "mnemonic": "bfmlal", "aliases": [], "opcode": "0xc1200810", "mask": "0xfff09c1c", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SVE_ZnxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2503 }, { "mnemonic": "bfmlal", "aliases": [], "opcode": "0xc1300810", "mask": "0xfff09c1c", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SVE_ZnxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2504 }, { "mnemonic": "bfmlal", "aliases": [], "opcode": "0xc1a00810", "mask": "0xffe19c3c", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zmx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm2:17:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2505 }, { "mnemonic": "bfmlal", "aliases": [], "opcode": "0xc1a10810", "mask": "0xffe39c7c", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zmx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm4:18:3" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2506 }, { "mnemonic": "bfmlsl", "aliases": [], "opcode": "0xc1801018", "mask": "0xfff01018", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm_INDEX3_10", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4", "imm1_15:15:1", "imm2_10:10:2" ] } ], "flags": "", "index": 2507 }, { "mnemonic": "bfmlsl", "aliases": [], "opcode": "0xc1901018", "mask": "0xfff09038", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zm_INDEX3_2", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4", "imm2_10:10:2", "imm1_2:2:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2508 }, { "mnemonic": "bfmlsl", "aliases": [], "opcode": "0xc1909018", "mask": "0xfff09078", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zm_INDEX3_2", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4", "imm2_10:10:2", "imm1_2:2:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2509 }, { "mnemonic": "bfmlsl", "aliases": [], "opcode": "0xc1200c18", "mask": "0xfff09c18", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "", "index": 2510 }, { "mnemonic": "bfmlsl", "aliases": [], "opcode": "0xc1200818", "mask": "0xfff09c1c", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SVE_ZnxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2511 }, { "mnemonic": "bfmlsl", "aliases": [], "opcode": "0xc1300818", "mask": "0xfff09c1c", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SVE_ZnxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2512 }, { "mnemonic": "bfmlsl", "aliases": [], "opcode": "0xc1a00818", "mask": "0xffe19c3c", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zmx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm2:17:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2513 }, { "mnemonic": "bfmlsl", "aliases": [], "opcode": "0xc1a10818", "mask": "0xffe39c7c", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zmx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm4:18:3" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2514 }, { "mnemonic": "bfvdot", "aliases": [], "opcode": "0xc1500018", "mask": "0xfff09038", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zm_INDEX2", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4", "imm2_10:10:2" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2515 }, { "mnemonic": "bmopa", "aliases": [], "opcode": "0x80800008", "mask": "0xffe0001c", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZAda_2b", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_ZAda_2b:0:2" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SME_Pm", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SME_Pm:13:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2516 }, { "mnemonic": "bmops", "aliases": [], "opcode": "0x80800018", "mask": "0xffe0001c", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZAda_2b", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_ZAda_2b:0:2" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SME_Pm", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SME_Pm:13:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2517 }, { "mnemonic": "cntp", "aliases": [], "opcode": "0x25208200", "mask": "0xff3ffa00", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SME_PNn", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pn:5:4" ] }, { "kind": "SME_VLxN_10", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SME_VL_10:10:1" ] } ], "flags": "", "index": 2518 }, { "mnemonic": "fadd", "aliases": [], "opcode": "0xc1a01c00", "mask": "0xffbf9c38", "class": "SME_FP_SD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Zn2:6:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2519 }, { "mnemonic": "fadd", "aliases": [], "opcode": "0xc1a11c00", "mask": "0xffbf9c78", "class": "SME_FP_SD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Zn4:7:3" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2520 }, { "mnemonic": "fclamp", "aliases": [], "opcode": "0xc120c000", "mask": "0xff20fc01", "class": "SME_SIZE_22_HSD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2521 }, { "mnemonic": "fclamp", "aliases": [], "opcode": "0xc120c800", "mask": "0xff20fc03", "class": "SME_SIZE_22_HSD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2522 }, { "mnemonic": "fcvt", "aliases": [], "opcode": "0xc120e000", "mask": "0xfffffc20", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zn2:6:4" ] } ], "flags": "", "index": 2523 }, { "mnemonic": "fcvtn", "aliases": [], "opcode": "0xc120e020", "mask": "0xfffffc20", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zn2:6:4" ] } ], "flags": "", "index": 2524 }, { "mnemonic": "fcvtzs", "aliases": [], "opcode": "0xc121e000", "mask": "0xfffffc21", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zn2:6:4" ] } ], "flags": "", "index": 2525 }, { "mnemonic": "fcvtzs", "aliases": [], "opcode": "0xc131e000", "mask": "0xfffffc63", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zn4:7:3" ] } ], "flags": "", "index": 2526 }, { "mnemonic": "fcvtzu", "aliases": [], "opcode": "0xc121e020", "mask": "0xfffffc21", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zn2:6:4" ] } ], "flags": "", "index": 2527 }, { "mnemonic": "fcvtzu", "aliases": [], "opcode": "0xc131e020", "mask": "0xfffffc63", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zn4:7:3" ] } ], "flags": "", "index": 2528 }, { "mnemonic": "fdot", "aliases": [], "opcode": "0xc1501008", "mask": "0xfff09038", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zm_INDEX2", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4", "imm2_10:10:2" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2529 }, { "mnemonic": "fdot", "aliases": [], "opcode": "0xc1509008", "mask": "0xfff09078", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zm_INDEX2", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4", "imm2_10:10:2" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2530 }, { "mnemonic": "fdot", "aliases": [], "opcode": "0xc1201000", "mask": "0xfff09c18", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SVE_ZnxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2531 }, { "mnemonic": "fdot", "aliases": [], "opcode": "0xc1301000", "mask": "0xfff09c18", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SVE_ZnxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2532 }, { "mnemonic": "fdot", "aliases": [], "opcode": "0xc1a01000", "mask": "0xffe19c38", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zmx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm2:17:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2533 }, { "mnemonic": "fdot", "aliases": [], "opcode": "0xc1a11000", "mask": "0xffe39c78", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zmx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm4:18:3" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2534 }, { "mnemonic": "fmax", "aliases": [], "opcode": "0xc120a100", "mask": "0xff30ffe1", "class": "SME_SIZE_22_HSD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "", "index": 2535 }, { "mnemonic": "fmax", "aliases": [], "opcode": "0xc120a900", "mask": "0xff30ffe3", "class": "SME_SIZE_22_HSD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "", "index": 2536 }, { "mnemonic": "fmax", "aliases": [], "opcode": "0xc120b100", "mask": "0xff21ffe1", "class": "SME_SIZE_22_HSD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_Zmx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zm2:17:4" ] } ], "flags": "", "index": 2537 }, { "mnemonic": "fmax", "aliases": [], "opcode": "0xc120b900", "mask": "0xff23ffe3", "class": "SME_SIZE_22_HSD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Zmx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zm4:18:3" ] } ], "flags": "", "index": 2538 }, { "mnemonic": "fmaxnm", "aliases": [], "opcode": "0xc120a120", "mask": "0xff30ffe1", "class": "SME_SIZE_22_HSD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "", "index": 2539 }, { "mnemonic": "fmaxnm", "aliases": [], "opcode": "0xc120a920", "mask": "0xff30ffe3", "class": "SME_SIZE_22_HSD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "", "index": 2540 }, { "mnemonic": "fmaxnm", "aliases": [], "opcode": "0xc120b120", "mask": "0xff21ffe1", "class": "SME_SIZE_22_HSD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_Zmx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zm2:17:4" ] } ], "flags": "", "index": 2541 }, { "mnemonic": "fmaxnm", "aliases": [], "opcode": "0xc120b920", "mask": "0xff23ffe3", "class": "SME_SIZE_22_HSD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Zmx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zm4:18:3" ] } ], "flags": "", "index": 2542 }, { "mnemonic": "fmin", "aliases": [], "opcode": "0xc120a101", "mask": "0xff30ffe1", "class": "SME_SIZE_22_HSD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "", "index": 2543 }, { "mnemonic": "fmin", "aliases": [], "opcode": "0xc120a901", "mask": "0xff30ffe3", "class": "SME_SIZE_22_HSD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "", "index": 2544 }, { "mnemonic": "fmin", "aliases": [], "opcode": "0xc120b101", "mask": "0xff21ffe1", "class": "SME_SIZE_22_HSD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_Zmx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zm2:17:4" ] } ], "flags": "", "index": 2545 }, { "mnemonic": "fmin", "aliases": [], "opcode": "0xc120b901", "mask": "0xff23ffe3", "class": "SME_SIZE_22_HSD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Zmx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zm4:18:3" ] } ], "flags": "", "index": 2546 }, { "mnemonic": "fminnm", "aliases": [], "opcode": "0xc120a121", "mask": "0xff30ffe1", "class": "SME_SIZE_22_HSD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "", "index": 2547 }, { "mnemonic": "fminnm", "aliases": [], "opcode": "0xc120a921", "mask": "0xff30ffe3", "class": "SME_SIZE_22_HSD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "", "index": 2548 }, { "mnemonic": "fminnm", "aliases": [], "opcode": "0xc120b121", "mask": "0xff21ffe1", "class": "SME_SIZE_22_HSD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_Zmx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zm2:17:4" ] } ], "flags": "", "index": 2549 }, { "mnemonic": "fminnm", "aliases": [], "opcode": "0xc120b921", "mask": "0xff23ffe3", "class": "SME_SIZE_22_HSD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Zmx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zm4:18:3" ] } ], "flags": "", "index": 2550 }, { "mnemonic": "fmla", "aliases": [], "opcode": "0xc1500000", "mask": "0xfff09038", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zm_INDEX2", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zm:16:4", "imm2_10:10:2" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2551 }, { "mnemonic": "fmla", "aliases": [], "opcode": "0xc1508000", "mask": "0xfff09078", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zm_INDEX2", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zm:16:4", "imm2_10:10:2" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2552 }, { "mnemonic": "fmla", "aliases": [], "opcode": "0xc1201800", "mask": "0xffb09c18", "class": "SME_FP_SD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SVE_ZnxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2553 }, { "mnemonic": "fmla", "aliases": [], "opcode": "0xc1301800", "mask": "0xffb09c18", "class": "SME_FP_SD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SVE_ZnxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2554 }, { "mnemonic": "fmla", "aliases": [], "opcode": "0xc1a01800", "mask": "0xffa19c38", "class": "SME_FP_SD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zmx2", "class": "SVE_REGLIST", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Zm2:17:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2555 }, { "mnemonic": "fmla", "aliases": [], "opcode": "0xc1a11800", "mask": "0xffa39c78", "class": "SME_FP_SD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zmx4", "class": "SVE_REGLIST", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Zm4:18:3" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2556 }, { "mnemonic": "fmlal", "aliases": [], "opcode": "0xc1801000", "mask": "0xfff01018", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm_INDEX3_10", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4", "imm1_15:15:1", "imm2_10:10:2" ] } ], "flags": "", "index": 2557 }, { "mnemonic": "fmlal", "aliases": [], "opcode": "0xc1901000", "mask": "0xfff09038", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zm_INDEX3_2", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4", "imm2_10:10:2", "imm1_2:2:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2558 }, { "mnemonic": "fmlal", "aliases": [], "opcode": "0xc1909000", "mask": "0xfff09078", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zm_INDEX3_2", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4", "imm2_10:10:2", "imm1_2:2:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2559 }, { "mnemonic": "fmlal", "aliases": [], "opcode": "0xc1200c00", "mask": "0xfff09c18", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "", "index": 2560 }, { "mnemonic": "fmlal", "aliases": [], "opcode": "0xc1200800", "mask": "0xfff09c1c", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SVE_ZnxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2561 }, { "mnemonic": "fmlal", "aliases": [], "opcode": "0xc1300800", "mask": "0xfff09c1c", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SVE_ZnxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2562 }, { "mnemonic": "fmlal", "aliases": [], "opcode": "0xc1a00800", "mask": "0xffe19c3c", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zmx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm2:17:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2563 }, { "mnemonic": "fmlal", "aliases": [], "opcode": "0xc1a10800", "mask": "0xffe39c7c", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zmx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm4:18:3" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2564 }, { "mnemonic": "fmls", "aliases": [], "opcode": "0xc1500010", "mask": "0xfff09038", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zm_INDEX2", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zm:16:4", "imm2_10:10:2" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2565 }, { "mnemonic": "fmls", "aliases": [], "opcode": "0xc1508010", "mask": "0xfff09078", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zm_INDEX2", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zm:16:4", "imm2_10:10:2" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2566 }, { "mnemonic": "fmls", "aliases": [], "opcode": "0xc1201808", "mask": "0xffb09c18", "class": "SME_FP_SD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SVE_ZnxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2567 }, { "mnemonic": "fmls", "aliases": [], "opcode": "0xc1301808", "mask": "0xffb09c18", "class": "SME_FP_SD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SVE_ZnxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2568 }, { "mnemonic": "fmls", "aliases": [], "opcode": "0xc1a01808", "mask": "0xffa19c38", "class": "SME_FP_SD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zmx2", "class": "SVE_REGLIST", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Zm2:17:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2569 }, { "mnemonic": "fmls", "aliases": [], "opcode": "0xc1a11808", "mask": "0xffa39c78", "class": "SME_FP_SD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zmx4", "class": "SVE_REGLIST", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Zm4:18:3" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2570 }, { "mnemonic": "fmlsl", "aliases": [], "opcode": "0xc1801008", "mask": "0xfff01018", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm_INDEX3_10", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4", "imm1_15:15:1", "imm2_10:10:2" ] } ], "flags": "", "index": 2571 }, { "mnemonic": "fmlsl", "aliases": [], "opcode": "0xc1901008", "mask": "0xfff09038", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zm_INDEX3_2", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4", "imm2_10:10:2", "imm1_2:2:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2572 }, { "mnemonic": "fmlsl", "aliases": [], "opcode": "0xc1909008", "mask": "0xfff09078", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zm_INDEX3_2", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4", "imm2_10:10:2", "imm1_2:2:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2573 }, { "mnemonic": "fmlsl", "aliases": [], "opcode": "0xc1200c08", "mask": "0xfff09c18", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "", "index": 2574 }, { "mnemonic": "fmlsl", "aliases": [], "opcode": "0xc1200808", "mask": "0xfff09c1c", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SVE_ZnxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2575 }, { "mnemonic": "fmlsl", "aliases": [], "opcode": "0xc1300808", "mask": "0xfff09c1c", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SVE_ZnxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2576 }, { "mnemonic": "fmlsl", "aliases": [], "opcode": "0xc1a00808", "mask": "0xffe19c3c", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zmx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm2:17:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2577 }, { "mnemonic": "fmlsl", "aliases": [], "opcode": "0xc1a10808", "mask": "0xffe39c7c", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zmx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm4:18:3" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2578 }, { "mnemonic": "frinta", "aliases": [], "opcode": "0xc1ace000", "mask": "0xfffffc21", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zn2:6:4" ] } ], "flags": "", "index": 2579 }, { "mnemonic": "frinta", "aliases": [], "opcode": "0xc1bce000", "mask": "0xfffffc63", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zn4:7:3" ] } ], "flags": "", "index": 2580 }, { "mnemonic": "frintm", "aliases": [], "opcode": "0xc1aae000", "mask": "0xfffffc21", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zn2:6:4" ] } ], "flags": "", "index": 2581 }, { "mnemonic": "frintm", "aliases": [], "opcode": "0xc1bae000", "mask": "0xfffffc63", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zn4:7:3" ] } ], "flags": "", "index": 2582 }, { "mnemonic": "frintn", "aliases": [], "opcode": "0xc1a8e000", "mask": "0xfffffc21", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zn2:6:4" ] } ], "flags": "", "index": 2583 }, { "mnemonic": "frintn", "aliases": [], "opcode": "0xc1b8e000", "mask": "0xfffffc63", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zn4:7:3" ] } ], "flags": "", "index": 2584 }, { "mnemonic": "frintp", "aliases": [], "opcode": "0xc1a9e000", "mask": "0xfffffc21", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zn2:6:4" ] } ], "flags": "", "index": 2585 }, { "mnemonic": "frintp", "aliases": [], "opcode": "0xc1b9e000", "mask": "0xfffffc63", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zn4:7:3" ] } ], "flags": "", "index": 2586 }, { "mnemonic": "fsub", "aliases": [], "opcode": "0xc1a01c08", "mask": "0xffbf9c38", "class": "SME_FP_SD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Zn2:6:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2587 }, { "mnemonic": "fsub", "aliases": [], "opcode": "0xc1a11c08", "mask": "0xffbf9c78", "class": "SME_FP_SD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Zn4:7:3" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2588 }, { "mnemonic": "fvdot", "aliases": [], "opcode": "0xc1500008", "mask": "0xfff09038", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zm_INDEX2", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4", "imm2_10:10:2" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2589 }, { "mnemonic": "ld1b", "aliases": [], "opcode": "0xa0400000", "mask": "0xfff0e001", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x2xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2590 }, { "mnemonic": "ld1b", "aliases": [], "opcode": "0xa0408000", "mask": "0xfff0e003", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2591 }, { "mnemonic": "ld1b", "aliases": [], "opcode": "0xa1400000", "mask": "0xfff0e008", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx2_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt3:0:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x2xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2592 }, { "mnemonic": "ld1b", "aliases": [], "opcode": "0xa1408000", "mask": "0xfff0e00c", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx4_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt2:0:2" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2593 }, { "mnemonic": "ld1b", "aliases": [], "opcode": "0xa0000000", "mask": "0xffe0e001", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2594 }, { "mnemonic": "ld1b", "aliases": [], "opcode": "0xa0008000", "mask": "0xffe0e003", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2595 }, { "mnemonic": "ld1b", "aliases": [], "opcode": "0xa1000000", "mask": "0xffe0e008", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx2_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt3:0:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2596 }, { "mnemonic": "ld1b", "aliases": [], "opcode": "0xa1008000", "mask": "0xffe0e00c", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx4_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt2:0:2" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2597 }, { "mnemonic": "ld1d", "aliases": [], "opcode": "0xa0406000", "mask": "0xfff0e001", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x2xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2598 }, { "mnemonic": "ld1d", "aliases": [], "opcode": "0xa040e000", "mask": "0xfff0e003", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2599 }, { "mnemonic": "ld1d", "aliases": [], "opcode": "0xa1406000", "mask": "0xfff0e008", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx2_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt3:0:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x2xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2600 }, { "mnemonic": "ld1d", "aliases": [], "opcode": "0xa140e000", "mask": "0xfff0e00c", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx4_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt2:0:2" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2601 }, { "mnemonic": "ld1d", "aliases": [], "opcode": "0xa0006000", "mask": "0xffe0e001", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL3", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2602 }, { "mnemonic": "ld1d", "aliases": [], "opcode": "0xa000e000", "mask": "0xffe0e003", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL3", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2603 }, { "mnemonic": "ld1d", "aliases": [], "opcode": "0xa1006000", "mask": "0xffe0e008", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx2_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt3:0:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL3", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2604 }, { "mnemonic": "ld1d", "aliases": [], "opcode": "0xa100e000", "mask": "0xffe0e00c", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx4_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt2:0:2" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL3", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2605 }, { "mnemonic": "ld1h", "aliases": [], "opcode": "0xa0402000", "mask": "0xfff0e001", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x2xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2606 }, { "mnemonic": "ld1h", "aliases": [], "opcode": "0xa040a000", "mask": "0xfff0e003", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2607 }, { "mnemonic": "ld1h", "aliases": [], "opcode": "0xa1402000", "mask": "0xfff0e008", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx2_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt3:0:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x2xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2608 }, { "mnemonic": "ld1h", "aliases": [], "opcode": "0xa140a000", "mask": "0xfff0e00c", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx4_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt2:0:2" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2609 }, { "mnemonic": "ld1h", "aliases": [], "opcode": "0xa0002000", "mask": "0xffe0e001", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL1", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2610 }, { "mnemonic": "ld1h", "aliases": [], "opcode": "0xa000a000", "mask": "0xffe0e003", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL1", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2611 }, { "mnemonic": "ld1h", "aliases": [], "opcode": "0xa1002000", "mask": "0xffe0e008", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx2_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt3:0:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL1", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2612 }, { "mnemonic": "ld1h", "aliases": [], "opcode": "0xa100a000", "mask": "0xffe0e00c", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx4_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt2:0:2" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL1", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2613 }, { "mnemonic": "ld1w", "aliases": [], "opcode": "0xa0404000", "mask": "0xfff0e001", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x2xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2614 }, { "mnemonic": "ld1w", "aliases": [], "opcode": "0xa040c000", "mask": "0xfff0e003", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2615 }, { "mnemonic": "ld1w", "aliases": [], "opcode": "0xa1404000", "mask": "0xfff0e008", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx2_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt3:0:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x2xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2616 }, { "mnemonic": "ld1w", "aliases": [], "opcode": "0xa140c000", "mask": "0xfff0e00c", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx4_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt2:0:2" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2617 }, { "mnemonic": "ld1w", "aliases": [], "opcode": "0xa0004000", "mask": "0xffe0e001", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL2", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2618 }, { "mnemonic": "ld1w", "aliases": [], "opcode": "0xa000c000", "mask": "0xffe0e003", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL2", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2619 }, { "mnemonic": "ld1w", "aliases": [], "opcode": "0xa1004000", "mask": "0xffe0e008", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx2_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt3:0:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL2", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2620 }, { "mnemonic": "ld1w", "aliases": [], "opcode": "0xa100c000", "mask": "0xffe0e00c", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx4_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt2:0:2" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL2", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2621 }, { "mnemonic": "ldnt1b", "aliases": [], "opcode": "0xa0400001", "mask": "0xfff0e001", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x2xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2622 }, { "mnemonic": "ldnt1b", "aliases": [], "opcode": "0xa0408001", "mask": "0xfff0e003", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2623 }, { "mnemonic": "ldnt1b", "aliases": [], "opcode": "0xa1400008", "mask": "0xfff0e008", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx2_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt3:0:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x2xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2624 }, { "mnemonic": "ldnt1b", "aliases": [], "opcode": "0xa1408008", "mask": "0xfff0e00c", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx4_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt2:0:2" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2625 }, { "mnemonic": "ldnt1b", "aliases": [], "opcode": "0xa0000001", "mask": "0xffe0e001", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2626 }, { "mnemonic": "ldnt1b", "aliases": [], "opcode": "0xa0008001", "mask": "0xffe0e003", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2627 }, { "mnemonic": "ldnt1b", "aliases": [], "opcode": "0xa1000008", "mask": "0xffe0e008", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx2_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt3:0:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2628 }, { "mnemonic": "ldnt1b", "aliases": [], "opcode": "0xa1008008", "mask": "0xffe0e00c", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx4_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt2:0:2" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2629 }, { "mnemonic": "ldnt1d", "aliases": [], "opcode": "0xa0406001", "mask": "0xfff0e001", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x2xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2630 }, { "mnemonic": "ldnt1d", "aliases": [], "opcode": "0xa040e001", "mask": "0xfff0e003", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2631 }, { "mnemonic": "ldnt1d", "aliases": [], "opcode": "0xa1406008", "mask": "0xfff0e008", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx2_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt3:0:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x2xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2632 }, { "mnemonic": "ldnt1d", "aliases": [], "opcode": "0xa140e008", "mask": "0xfff0e00c", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx4_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt2:0:2" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2633 }, { "mnemonic": "ldnt1d", "aliases": [], "opcode": "0xa0006001", "mask": "0xffe0e001", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL3", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2634 }, { "mnemonic": "ldnt1d", "aliases": [], "opcode": "0xa000e001", "mask": "0xffe0e003", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL3", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2635 }, { "mnemonic": "ldnt1d", "aliases": [], "opcode": "0xa1006008", "mask": "0xffe0e008", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx2_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt3:0:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL3", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2636 }, { "mnemonic": "ldnt1d", "aliases": [], "opcode": "0xa100e008", "mask": "0xffe0e00c", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx4_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt2:0:2" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL3", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2637 }, { "mnemonic": "ldnt1h", "aliases": [], "opcode": "0xa0402001", "mask": "0xfff0e001", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x2xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2638 }, { "mnemonic": "ldnt1h", "aliases": [], "opcode": "0xa040a001", "mask": "0xfff0e003", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2639 }, { "mnemonic": "ldnt1h", "aliases": [], "opcode": "0xa1402008", "mask": "0xfff0e008", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx2_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt3:0:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x2xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2640 }, { "mnemonic": "ldnt1h", "aliases": [], "opcode": "0xa140a008", "mask": "0xfff0e00c", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx4_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt2:0:2" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2641 }, { "mnemonic": "ldnt1h", "aliases": [], "opcode": "0xa0002001", "mask": "0xffe0e001", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL1", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2642 }, { "mnemonic": "ldnt1h", "aliases": [], "opcode": "0xa000a001", "mask": "0xffe0e003", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL1", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2643 }, { "mnemonic": "ldnt1h", "aliases": [], "opcode": "0xa1002008", "mask": "0xffe0e008", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx2_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt3:0:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL1", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2644 }, { "mnemonic": "ldnt1h", "aliases": [], "opcode": "0xa100a008", "mask": "0xffe0e00c", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx4_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt2:0:2" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL1", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2645 }, { "mnemonic": "ldnt1w", "aliases": [], "opcode": "0xa0404001", "mask": "0xfff0e001", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x2xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2646 }, { "mnemonic": "ldnt1w", "aliases": [], "opcode": "0xa040c001", "mask": "0xfff0e003", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2647 }, { "mnemonic": "ldnt1w", "aliases": [], "opcode": "0xa1404008", "mask": "0xfff0e008", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx2_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt3:0:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x2xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2648 }, { "mnemonic": "ldnt1w", "aliases": [], "opcode": "0xa140c008", "mask": "0xfff0e00c", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx4_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt2:0:2" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2649 }, { "mnemonic": "ldnt1w", "aliases": [], "opcode": "0xa0004001", "mask": "0xffe0e001", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL2", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2650 }, { "mnemonic": "ldnt1w", "aliases": [], "opcode": "0xa000c001", "mask": "0xffe0e003", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL2", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2651 }, { "mnemonic": "ldnt1w", "aliases": [], "opcode": "0xa1004008", "mask": "0xffe0e008", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx2_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt3:0:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL2", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2652 }, { "mnemonic": "ldnt1w", "aliases": [], "opcode": "0xa100c008", "mask": "0xffe0e00c", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx4_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt2:0:2" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL2", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2653 }, { "mnemonic": "ldr", "aliases": [], "opcode": "0xe11f8000", "mask": "0xfffffc1f", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZT0", "class": "SYSTEM", "qualifiers": [], "bit_fields": [] }, { "kind": "SIMD_ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 2654 }, { "mnemonic": "luti2", "aliases": [], "opcode": "0xc0cc0000", "mask": "0xfffc0c00", "class": "SME_SIZE_12_BHS", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SME_ZT0", "class": "SYSTEM", "qualifiers": [], "bit_fields": [] }, { "kind": "SME_Zn_INDEX4_14", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5", "imm4_14:14:4" ] } ], "flags": "", "index": 2655 }, { "mnemonic": "luti2", "aliases": [], "opcode": "0xc08c4000", "mask": "0xfffc4c01", "class": "SME_SIZE_12_BHS", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_ZT0", "class": "SYSTEM", "qualifiers": [], "bit_fields": [] }, { "kind": "SME_Zn_INDEX3_15", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5", "imm3_15:15:3" ] } ], "flags": "", "index": 2656 }, { "mnemonic": "luti2", "aliases": [], "opcode": "0xc08c8000", "mask": "0xfffccc03", "class": "SME_SIZE_12_BHS", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_ZT0", "class": "SYSTEM", "qualifiers": [], "bit_fields": [] }, { "kind": "SME_Zn_INDEX2_16", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5", "imm2_16:16:2" ] } ], "flags": "", "index": 2657 }, { "mnemonic": "luti4", "aliases": [], "opcode": "0xc0ca0000", "mask": "0xfffe0c00", "class": "SME_SIZE_12_BHS", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SME_ZT0", "class": "SYSTEM", "qualifiers": [], "bit_fields": [] }, { "kind": "SME_Zn_INDEX3_14", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5", "imm3_14:14:3" ] } ], "flags": "", "index": 2658 }, { "mnemonic": "luti4", "aliases": [], "opcode": "0xc08a4000", "mask": "0xfffe4c01", "class": "SME_SIZE_12_BHS", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_ZT0", "class": "SYSTEM", "qualifiers": [], "bit_fields": [] }, { "kind": "SME_Zn_INDEX2_15", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5", "imm2_15:15:2" ] } ], "flags": "", "index": 2659 }, { "mnemonic": "luti4", "aliases": [], "opcode": "0xc08a8000", "mask": "0xfffecc03", "class": "SME_SIZE_12_HS", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H", "S_S" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_ZT0", "class": "SYSTEM", "qualifiers": [], "bit_fields": [] }, { "kind": "SME_Zn_INDEX1_16", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5", "imm1_16:16:1" ] } ], "flags": "", "index": 2660 }, { "mnemonic": "mov", "aliases": [], "opcode": "0xc0060800", "mask": "0xffff9f01", "class": "SME2_MOV", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_ZA_array_off3_5", "class": "ZA_ACCESS", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm3_5:5:3" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2661 }, { "mnemonic": "mov", "aliases": [], "opcode": "0xc0060c00", "mask": "0xffff9f03", "class": "SME2_MOV", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_ZA_array_off3_5", "class": "ZA_ACCESS", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm3_5:5:3" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2662 }, { "mnemonic": "mov", "aliases": [], "opcode": "0xc0060000", "mask": "0xff3f1f01", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D", "S_Q" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_ZA_HV_idx_srcxN", "class": "ZA_ACCESS", "qualifiers": [ "S_B", "S_H", "S_S", "S_D", "S_Q" ], "bit_fields": [ "SME_V:15:1", "SME_Rv:13:2", "imm3_5:5:3" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2663 }, { "mnemonic": "mov", "aliases": [], "opcode": "0xc0060400", "mask": "0xff3f1f03", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D", "S_Q" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_ZA_HV_idx_srcxN", "class": "ZA_ACCESS", "qualifiers": [ "S_B", "S_H", "S_S", "S_D", "S_Q" ], "bit_fields": [ "SME_V:15:1", "SME_Rv:13:2", "imm3_5:5:3" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2664 }, { "mnemonic": "mov", "aliases": [], "opcode": "0xc0040800", "mask": "0xffff9c38", "class": "SME2_MOV", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zn2:6:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2665 }, { "mnemonic": "mov", "aliases": [], "opcode": "0xc0040c00", "mask": "0xffff9c78", "class": "SME2_MOV", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zn4:7:3" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2666 }, { "mnemonic": "mov", "aliases": [], "opcode": "0xc0040000", "mask": "0xff3f1c38", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_HV_idx_destxN", "class": "ZA_ACCESS", "qualifiers": [ "S_B", "S_H", "S_S", "S_D", "S_Q" ], "bit_fields": [ "SME_V:15:1", "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D", "S_Q" ], "bit_fields": [ "SME_Zn2:6:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2667 }, { "mnemonic": "mov", "aliases": [], "opcode": "0xc0040400", "mask": "0xff3f1c78", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_HV_idx_destxN", "class": "ZA_ACCESS", "qualifiers": [ "S_B", "S_H", "S_S", "S_D", "S_Q" ], "bit_fields": [ "SME_V:15:1", "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D", "S_Q" ], "bit_fields": [ "SME_Zn4:7:3" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2668 }, { "mnemonic": "mova", "aliases": [], "opcode": "0xc0060800", "mask": "0xffff9f01", "class": "SME2_MOV", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_ZA_array_off3_5", "class": "ZA_ACCESS", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm3_5:5:3" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2669 }, { "mnemonic": "mova", "aliases": [], "opcode": "0xc0060c00", "mask": "0xffff9f03", "class": "SME2_MOV", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_ZA_array_off3_5", "class": "ZA_ACCESS", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm3_5:5:3" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2670 }, { "mnemonic": "mova", "aliases": [], "opcode": "0xc0060000", "mask": "0xff3f1f01", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D", "S_Q" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_ZA_HV_idx_srcxN", "class": "ZA_ACCESS", "qualifiers": [ "S_B", "S_H", "S_S", "S_D", "S_Q" ], "bit_fields": [ "SME_V:15:1", "SME_Rv:13:2", "imm3_5:5:3" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2671 }, { "mnemonic": "mova", "aliases": [], "opcode": "0xc0060400", "mask": "0xff3f1f03", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D", "S_Q" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_ZA_HV_idx_srcxN", "class": "ZA_ACCESS", "qualifiers": [ "S_B", "S_H", "S_S", "S_D", "S_Q" ], "bit_fields": [ "SME_V:15:1", "SME_Rv:13:2", "imm3_5:5:3" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2672 }, { "mnemonic": "mova", "aliases": [], "opcode": "0xc0040800", "mask": "0xffff9c38", "class": "SME2_MOV", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zn2:6:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2673 }, { "mnemonic": "mova", "aliases": [], "opcode": "0xc0040c00", "mask": "0xffff9c78", "class": "SME2_MOV", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zn4:7:3" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2674 }, { "mnemonic": "mova", "aliases": [], "opcode": "0xc0040000", "mask": "0xff3f1c38", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_HV_idx_destxN", "class": "ZA_ACCESS", "qualifiers": [ "S_B", "S_H", "S_S", "S_D", "S_Q" ], "bit_fields": [ "SME_V:15:1", "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D", "S_Q" ], "bit_fields": [ "SME_Zn2:6:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2675 }, { "mnemonic": "mova", "aliases": [], "opcode": "0xc0040400", "mask": "0xff3f1c78", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_HV_idx_destxN", "class": "ZA_ACCESS", "qualifiers": [ "S_B", "S_H", "S_S", "S_D", "S_Q" ], "bit_fields": [ "SME_V:15:1", "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D", "S_Q" ], "bit_fields": [ "SME_Zn4:7:3" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2676 }, { "mnemonic": "movt", "aliases": [], "opcode": "0xc04e03e0", "mask": "0xffff8fe0", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZT0_INDEX", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "imm3_12:12:3" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [], "bit_fields": [ "Rt:0:5" ] } ], "flags": "", "index": 2677 }, { "mnemonic": "movt", "aliases": [], "opcode": "0xc04c03e0", "mask": "0xffff8fe0", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "SME_ZT0_INDEX", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "imm3_12:12:3" ] } ], "flags": "", "index": 2678 }, { "mnemonic": "pext", "aliases": [], "opcode": "0x25207010", "mask": "0xff3ffc10", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SVE_Pd", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SME_PNn3_INDEX2", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SME_PNn3:5:3", "imm2_8:8:2" ] } ], "flags": "", "index": 2679 }, { "mnemonic": "pext", "aliases": [], "opcode": "0x25207410", "mask": "0xff3ffe10", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_PdxN", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Pd:0:4" ] }, { "kind": "SME_PNn3_INDEX1", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SME_PNn3:5:3", "imm1_8:8:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2680 }, { "mnemonic": "ptrue", "aliases": [], "opcode": "0x25207810", "mask": "0xff3ffff8", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_PNd3", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_PNd3:0:3" ] } ], "flags": "", "index": 2681 }, { "mnemonic": "sclamp", "aliases": [], "opcode": "0xc120c400", "mask": "0xff20fc01", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2682 }, { "mnemonic": "sclamp", "aliases": [], "opcode": "0xc120cc00", "mask": "0xff20fc03", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2683 }, { "mnemonic": "scvtf", "aliases": [], "opcode": "0xc122e000", "mask": "0xfffffc21", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zn2:6:4" ] } ], "flags": "", "index": 2684 }, { "mnemonic": "scvtf", "aliases": [], "opcode": "0xc132e000", "mask": "0xfffffc63", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zn4:7:3" ] } ], "flags": "", "index": 2685 }, { "mnemonic": "sdot", "aliases": [], "opcode": "0xc1501000", "mask": "0xfff09038", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zm_INDEX2", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4", "imm2_10:10:2" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2686 }, { "mnemonic": "sdot", "aliases": [], "opcode": "0xc1509000", "mask": "0xfff09078", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zm_INDEX2", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4", "imm2_10:10:2" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2687 }, { "mnemonic": "sdot", "aliases": [], "opcode": "0xc1601408", "mask": "0xfff09c18", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SVE_ZnxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2688 }, { "mnemonic": "sdot", "aliases": [], "opcode": "0xc1701408", "mask": "0xfff09c18", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SVE_ZnxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2689 }, { "mnemonic": "sdot", "aliases": [], "opcode": "0xc1e01408", "mask": "0xffe19c38", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zmx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm2:17:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2690 }, { "mnemonic": "sdot", "aliases": [], "opcode": "0xc1e11408", "mask": "0xffe39c78", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zmx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm4:18:3" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2691 }, { "mnemonic": "sdot", "aliases": [], "opcode": "0xc1501020", "mask": "0xfff09038", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zm_INDEX2", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zm:16:4", "imm2_10:10:2" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2692 }, { "mnemonic": "sdot", "aliases": [], "opcode": "0xc1509020", "mask": "0xfff09078", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zm_INDEX2", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zm:16:4", "imm2_10:10:2" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2693 }, { "mnemonic": "sdot", "aliases": [], "opcode": "0xc1201400", "mask": "0xffb09c18", "class": "SME_INT_SD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SVE_ZnxN", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2694 }, { "mnemonic": "sdot", "aliases": [], "opcode": "0xc1301400", "mask": "0xffb09c18", "class": "SME_INT_SD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SVE_ZnxN", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2695 }, { "mnemonic": "sdot", "aliases": [], "opcode": "0xc1a01400", "mask": "0xffa19c38", "class": "SME_INT_SD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zmx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SME_Zm2:17:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2696 }, { "mnemonic": "sdot", "aliases": [], "opcode": "0xc1a11400", "mask": "0xffa39c78", "class": "SME_INT_SD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zmx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SME_Zm4:18:3" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2697 }, { "mnemonic": "sel", "aliases": [], "opcode": "0xc1208000", "mask": "0xff21e021", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zmx2", "class": "SVE_REGLIST", "qualifiers": [], "bit_fields": [ "SME_Zm2:17:4" ] } ], "flags": "", "index": 2698 }, { "mnemonic": "sel", "aliases": [], "opcode": "0xc1218000", "mask": "0xff23e063", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zmx4", "class": "SVE_REGLIST", "qualifiers": [], "bit_fields": [ "SME_Zm4:18:3" ] } ], "flags": "", "index": 2699 }, { "mnemonic": "smax", "aliases": [], "opcode": "0xc120a000", "mask": "0xff30ffe1", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "", "index": 2700 }, { "mnemonic": "smax", "aliases": [], "opcode": "0xc120a800", "mask": "0xff30ffe3", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "", "index": 2701 }, { "mnemonic": "smax", "aliases": [], "opcode": "0xc120b000", "mask": "0xff21ffe1", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_Zmx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zm2:17:4" ] } ], "flags": "", "index": 2702 }, { "mnemonic": "smax", "aliases": [], "opcode": "0xc120b800", "mask": "0xff23ffe3", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Zmx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zm4:18:3" ] } ], "flags": "", "index": 2703 }, { "mnemonic": "smin", "aliases": [], "opcode": "0xc120a020", "mask": "0xff30ffe1", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "", "index": 2704 }, { "mnemonic": "smin", "aliases": [], "opcode": "0xc120a820", "mask": "0xff30ffe3", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "", "index": 2705 }, { "mnemonic": "smin", "aliases": [], "opcode": "0xc120b020", "mask": "0xff21ffe1", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_Zmx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zm2:17:4" ] } ], "flags": "", "index": 2706 }, { "mnemonic": "smin", "aliases": [], "opcode": "0xc120b820", "mask": "0xff23ffe3", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Zmx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zm4:18:3" ] } ], "flags": "", "index": 2707 }, { "mnemonic": "smlal", "aliases": [], "opcode": "0xc1c01000", "mask": "0xfff01018", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm_INDEX3_10", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4", "imm1_15:15:1", "imm2_10:10:2" ] } ], "flags": "", "index": 2708 }, { "mnemonic": "smlal", "aliases": [], "opcode": "0xc1d01000", "mask": "0xfff09038", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zm_INDEX3_2", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4", "imm2_10:10:2", "imm1_2:2:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2709 }, { "mnemonic": "smlal", "aliases": [], "opcode": "0xc1d09000", "mask": "0xfff09078", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zm_INDEX3_2", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4", "imm2_10:10:2", "imm1_2:2:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2710 }, { "mnemonic": "smlal", "aliases": [], "opcode": "0xc1600c00", "mask": "0xfff09c18", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "", "index": 2711 }, { "mnemonic": "smlal", "aliases": [], "opcode": "0xc1600800", "mask": "0xfff09c1c", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SVE_ZnxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2712 }, { "mnemonic": "smlal", "aliases": [], "opcode": "0xc1700800", "mask": "0xfff09c1c", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SVE_ZnxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2713 }, { "mnemonic": "smlal", "aliases": [], "opcode": "0xc1e00800", "mask": "0xffe19c3c", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zmx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm2:17:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2714 }, { "mnemonic": "smlal", "aliases": [], "opcode": "0xc1e10800", "mask": "0xffe39c7c", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zmx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm4:18:3" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2715 }, { "mnemonic": "smlall", "aliases": [], "opcode": "0xc1000000", "mask": "0xfff0001c", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x4", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm_INDEX4_10", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zm:16:4", "imm1_15:15:1", "imm3_10:10:3" ] } ], "flags": "", "index": 2716 }, { "mnemonic": "smlall", "aliases": [], "opcode": "0xc1100000", "mask": "0xfff09038", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off1x4", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm1_0:0:1" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zm_INDEX4_1", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zm:16:4", "imm2_10:10:2", "imm2_1:1:2" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2717 }, { "mnemonic": "smlall", "aliases": [], "opcode": "0xc1108000", "mask": "0xfff09078", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off1x4", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm1_0:0:1" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zm_INDEX4_1", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zm:16:4", "imm2_10:10:2", "imm2_1:1:2" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2718 }, { "mnemonic": "smlall", "aliases": [], "opcode": "0xc1200400", "mask": "0xffb09c1c", "class": "SME_INT_SD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x4", "class": "ZA_ACCESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "", "index": 2719 }, { "mnemonic": "smlall", "aliases": [], "opcode": "0xc1200000", "mask": "0xffb09c1e", "class": "SME_INT_SD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off1x4", "class": "ZA_ACCESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm1_0:0:1" ] }, { "kind": "SVE_ZnxN", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2720 }, { "mnemonic": "smlall", "aliases": [], "opcode": "0xc1300000", "mask": "0xffb09c1e", "class": "SME_INT_SD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off1x4", "class": "ZA_ACCESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm1_0:0:1" ] }, { "kind": "SVE_ZnxN", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2721 }, { "mnemonic": "smlall", "aliases": [], "opcode": "0xc1a00000", "mask": "0xffa19c3e", "class": "SME_INT_SD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off1x4", "class": "ZA_ACCESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm1_0:0:1" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zmx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SME_Zm2:17:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2722 }, { "mnemonic": "smlall", "aliases": [], "opcode": "0xc1a10000", "mask": "0xffa39c7e", "class": "SME_INT_SD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off1x4", "class": "ZA_ACCESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm1_0:0:1" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zmx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SME_Zm4:18:3" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2723 }, { "mnemonic": "smlsl", "aliases": [], "opcode": "0xc1c01008", "mask": "0xfff01018", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm_INDEX3_10", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4", "imm1_15:15:1", "imm2_10:10:2" ] } ], "flags": "", "index": 2724 }, { "mnemonic": "smlsl", "aliases": [], "opcode": "0xc1d01008", "mask": "0xfff09038", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zm_INDEX3_2", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4", "imm2_10:10:2", "imm1_2:2:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2725 }, { "mnemonic": "smlsl", "aliases": [], "opcode": "0xc1d09008", "mask": "0xfff09078", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zm_INDEX3_2", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4", "imm2_10:10:2", "imm1_2:2:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2726 }, { "mnemonic": "smlsl", "aliases": [], "opcode": "0xc1600c08", "mask": "0xfff09c18", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "", "index": 2727 }, { "mnemonic": "smlsl", "aliases": [], "opcode": "0xc1600808", "mask": "0xfff09c1c", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SVE_ZnxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2728 }, { "mnemonic": "smlsl", "aliases": [], "opcode": "0xc1700808", "mask": "0xfff09c1c", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SVE_ZnxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2729 }, { "mnemonic": "smlsl", "aliases": [], "opcode": "0xc1e00808", "mask": "0xffe19c3c", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zmx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm2:17:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2730 }, { "mnemonic": "smlsl", "aliases": [], "opcode": "0xc1e10808", "mask": "0xffe39c7c", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zmx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm4:18:3" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2731 }, { "mnemonic": "smlsll", "aliases": [], "opcode": "0xc1000008", "mask": "0xfff0001c", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x4", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm_INDEX4_10", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zm:16:4", "imm1_15:15:1", "imm3_10:10:3" ] } ], "flags": "", "index": 2732 }, { "mnemonic": "smlsll", "aliases": [], "opcode": "0xc1100008", "mask": "0xfff09038", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off1x4", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm1_0:0:1" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zm_INDEX4_1", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zm:16:4", "imm2_10:10:2", "imm2_1:1:2" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2733 }, { "mnemonic": "smlsll", "aliases": [], "opcode": "0xc1108008", "mask": "0xfff09078", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off1x4", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm1_0:0:1" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zm_INDEX4_1", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zm:16:4", "imm2_10:10:2", "imm2_1:1:2" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2734 }, { "mnemonic": "smlsll", "aliases": [], "opcode": "0xc1200408", "mask": "0xffb09c1c", "class": "SME_INT_SD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x4", "class": "ZA_ACCESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "", "index": 2735 }, { "mnemonic": "smlsll", "aliases": [], "opcode": "0xc1200008", "mask": "0xffb09c1e", "class": "SME_INT_SD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off1x4", "class": "ZA_ACCESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm1_0:0:1" ] }, { "kind": "SVE_ZnxN", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2736 }, { "mnemonic": "smlsll", "aliases": [], "opcode": "0xc1300008", "mask": "0xffb09c1e", "class": "SME_INT_SD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off1x4", "class": "ZA_ACCESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm1_0:0:1" ] }, { "kind": "SVE_ZnxN", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2737 }, { "mnemonic": "smlsll", "aliases": [], "opcode": "0xc1a00008", "mask": "0xffa19c3e", "class": "SME_INT_SD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off1x4", "class": "ZA_ACCESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm1_0:0:1" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zmx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SME_Zm2:17:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2738 }, { "mnemonic": "smlsll", "aliases": [], "opcode": "0xc1a10008", "mask": "0xffa39c7e", "class": "SME_INT_SD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off1x4", "class": "ZA_ACCESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm1_0:0:1" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zmx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SME_Zm4:18:3" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2739 }, { "mnemonic": "smopa", "aliases": [], "opcode": "0xa0800008", "mask": "0xffe0001c", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZAda_2b", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_ZAda_2b:0:2" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SME_Pm", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SME_Pm:13:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2740 }, { "mnemonic": "smops", "aliases": [], "opcode": "0xa0800018", "mask": "0xffe0001c", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZAda_2b", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_ZAda_2b:0:2" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SME_Pm", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SME_Pm:13:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2741 }, { "mnemonic": "sqcvt", "aliases": [], "opcode": "0xc123e000", "mask": "0xfffffc20", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zn2:6:4" ] } ], "flags": "", "index": 2742 }, { "mnemonic": "sqcvt", "aliases": [], "opcode": "0xc133e000", "mask": "0xff7ffc60", "class": "SME_SZ_23", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Zn4:7:3" ] } ], "flags": "", "index": 2743 }, { "mnemonic": "sqcvtn", "aliases": [], "opcode": "0xc133e040", "mask": "0xff7ffc60", "class": "SME_SZ_23", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Zn4:7:3" ] } ], "flags": "", "index": 2744 }, { "mnemonic": "sqcvtu", "aliases": [], "opcode": "0xc163e000", "mask": "0xfffffc20", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zn2:6:4" ] } ], "flags": "", "index": 2745 }, { "mnemonic": "sqcvtu", "aliases": [], "opcode": "0xc173e000", "mask": "0xff7ffc60", "class": "SME_SZ_23", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Zn4:7:3" ] } ], "flags": "", "index": 2746 }, { "mnemonic": "sqcvtun", "aliases": [], "opcode": "0xc173e040", "mask": "0xff7ffc60", "class": "SME_SZ_23", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Zn4:7:3" ] } ], "flags": "", "index": 2747 }, { "mnemonic": "sqdmulh", "aliases": [], "opcode": "0xc120a400", "mask": "0xff30ffe1", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "", "index": 2748 }, { "mnemonic": "sqdmulh", "aliases": [], "opcode": "0xc120ac00", "mask": "0xff30ffe3", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "", "index": 2749 }, { "mnemonic": "sqdmulh", "aliases": [], "opcode": "0xc120b400", "mask": "0xff21ffe1", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_Zmx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zm2:17:4" ] } ], "flags": "", "index": 2750 }, { "mnemonic": "sqdmulh", "aliases": [], "opcode": "0xc120bc00", "mask": "0xff23ffe3", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Zmx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zm4:18:3" ] } ], "flags": "", "index": 2751 }, { "mnemonic": "sqrshr", "aliases": [], "opcode": "0xc1e0d400", "mask": "0xfff0fc20", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_SHRIMM4", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_imm4:16:4" ] } ], "flags": "", "index": 2752 }, { "mnemonic": "sqrshr", "aliases": [], "opcode": "0xc120d800", "mask": "0xff20fc60", "class": "SME_SHIFT", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_SHRIMM5", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_tszh:22:2", "SVE_imm5b:16:5" ] } ], "flags": "", "index": 2753 }, { "mnemonic": "sqrshrn", "aliases": [], "opcode": "0xc120dc00", "mask": "0xff20fc60", "class": "SME_SHIFT", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_SHRIMM5", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_tszh:22:2", "SVE_imm5b:16:5" ] } ], "flags": "", "index": 2754 }, { "mnemonic": "sqrshru", "aliases": [], "opcode": "0xc1f0d400", "mask": "0xfff0fc20", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_SHRIMM4", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_imm4:16:4" ] } ], "flags": "", "index": 2755 }, { "mnemonic": "sqrshru", "aliases": [], "opcode": "0xc120d840", "mask": "0xff20fc60", "class": "SME_SHIFT", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_SHRIMM5", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_tszh:22:2", "SVE_imm5b:16:5" ] } ], "flags": "", "index": 2756 }, { "mnemonic": "sqrshrun", "aliases": [], "opcode": "0xc120dc40", "mask": "0xff20fc60", "class": "SME_SHIFT", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_SHRIMM5", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_tszh:22:2", "SVE_imm5b:16:5" ] } ], "flags": "", "index": 2757 }, { "mnemonic": "srshl", "aliases": [], "opcode": "0xc120a220", "mask": "0xff30ffe1", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "", "index": 2758 }, { "mnemonic": "srshl", "aliases": [], "opcode": "0xc120aa20", "mask": "0xff30ffe3", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "", "index": 2759 }, { "mnemonic": "srshl", "aliases": [], "opcode": "0xc120b220", "mask": "0xff21ffe1", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_Zmx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zm2:17:4" ] } ], "flags": "", "index": 2760 }, { "mnemonic": "srshl", "aliases": [], "opcode": "0xc120ba20", "mask": "0xff23ffe3", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Zmx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zm4:18:3" ] } ], "flags": "", "index": 2761 }, { "mnemonic": "st1b", "aliases": [], "opcode": "0xa0600000", "mask": "0xfff0e001", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x2xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2762 }, { "mnemonic": "st1b", "aliases": [], "opcode": "0xa0608000", "mask": "0xfff0e003", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2763 }, { "mnemonic": "st1b", "aliases": [], "opcode": "0xa1600000", "mask": "0xfff0e008", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx2_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt3:0:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x2xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2764 }, { "mnemonic": "st1b", "aliases": [], "opcode": "0xa1608000", "mask": "0xfff0e00c", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx4_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt2:0:2" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2765 }, { "mnemonic": "st1b", "aliases": [], "opcode": "0xa0200000", "mask": "0xffe0e001", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2766 }, { "mnemonic": "st1b", "aliases": [], "opcode": "0xa0208000", "mask": "0xffe0e003", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2767 }, { "mnemonic": "st1b", "aliases": [], "opcode": "0xa1200000", "mask": "0xffe0e008", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx2_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt3:0:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2768 }, { "mnemonic": "st1b", "aliases": [], "opcode": "0xa1208000", "mask": "0xffe0e00c", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx4_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt2:0:2" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2769 }, { "mnemonic": "st1d", "aliases": [], "opcode": "0xa0606000", "mask": "0xfff0e001", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x2xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2770 }, { "mnemonic": "st1d", "aliases": [], "opcode": "0xa060e000", "mask": "0xfff0e003", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2771 }, { "mnemonic": "st1d", "aliases": [], "opcode": "0xa1606000", "mask": "0xfff0e008", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx2_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt3:0:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x2xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2772 }, { "mnemonic": "st1d", "aliases": [], "opcode": "0xa160e000", "mask": "0xfff0e00c", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx4_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt2:0:2" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2773 }, { "mnemonic": "st1d", "aliases": [], "opcode": "0xa0206000", "mask": "0xffe0e001", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL3", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2774 }, { "mnemonic": "st1d", "aliases": [], "opcode": "0xa020e000", "mask": "0xffe0e003", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL3", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2775 }, { "mnemonic": "st1d", "aliases": [], "opcode": "0xa1206000", "mask": "0xffe0e008", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx2_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt3:0:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL3", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2776 }, { "mnemonic": "st1d", "aliases": [], "opcode": "0xa120e000", "mask": "0xffe0e00c", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx4_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt2:0:2" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL3", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2777 }, { "mnemonic": "st1h", "aliases": [], "opcode": "0xa0602000", "mask": "0xfff0e001", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x2xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2778 }, { "mnemonic": "st1h", "aliases": [], "opcode": "0xa060a000", "mask": "0xfff0e003", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2779 }, { "mnemonic": "st1h", "aliases": [], "opcode": "0xa1602000", "mask": "0xfff0e008", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx2_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt3:0:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x2xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2780 }, { "mnemonic": "st1h", "aliases": [], "opcode": "0xa160a000", "mask": "0xfff0e00c", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx4_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt2:0:2" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2781 }, { "mnemonic": "st1h", "aliases": [], "opcode": "0xa0202000", "mask": "0xffe0e001", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL1", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2782 }, { "mnemonic": "st1h", "aliases": [], "opcode": "0xa020a000", "mask": "0xffe0e003", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL1", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2783 }, { "mnemonic": "st1h", "aliases": [], "opcode": "0xa1202000", "mask": "0xffe0e008", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx2_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt3:0:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL1", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2784 }, { "mnemonic": "st1h", "aliases": [], "opcode": "0xa120a000", "mask": "0xffe0e00c", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx4_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt2:0:2" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL1", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2785 }, { "mnemonic": "st1w", "aliases": [], "opcode": "0xa0604000", "mask": "0xfff0e001", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x2xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2786 }, { "mnemonic": "st1w", "aliases": [], "opcode": "0xa060c000", "mask": "0xfff0e003", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2787 }, { "mnemonic": "st1w", "aliases": [], "opcode": "0xa1604000", "mask": "0xfff0e008", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx2_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt3:0:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x2xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2788 }, { "mnemonic": "st1w", "aliases": [], "opcode": "0xa160c000", "mask": "0xfff0e00c", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx4_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt2:0:2" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2789 }, { "mnemonic": "st1w", "aliases": [], "opcode": "0xa0204000", "mask": "0xffe0e001", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL2", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2790 }, { "mnemonic": "st1w", "aliases": [], "opcode": "0xa020c000", "mask": "0xffe0e003", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL2", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2791 }, { "mnemonic": "st1w", "aliases": [], "opcode": "0xa1204000", "mask": "0xffe0e008", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx2_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt3:0:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL2", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2792 }, { "mnemonic": "st1w", "aliases": [], "opcode": "0xa120c000", "mask": "0xffe0e00c", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx4_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt2:0:2" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL2", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2793 }, { "mnemonic": "stnt1b", "aliases": [], "opcode": "0xa0600001", "mask": "0xfff0e001", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x2xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2794 }, { "mnemonic": "stnt1b", "aliases": [], "opcode": "0xa0608001", "mask": "0xfff0e003", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2795 }, { "mnemonic": "stnt1b", "aliases": [], "opcode": "0xa1600008", "mask": "0xfff0e008", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx2_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt3:0:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x2xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2796 }, { "mnemonic": "stnt1b", "aliases": [], "opcode": "0xa1608008", "mask": "0xfff0e00c", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx4_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt2:0:2" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2797 }, { "mnemonic": "stnt1b", "aliases": [], "opcode": "0xa0200001", "mask": "0xffe0e001", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2798 }, { "mnemonic": "stnt1b", "aliases": [], "opcode": "0xa0208001", "mask": "0xffe0e003", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2799 }, { "mnemonic": "stnt1b", "aliases": [], "opcode": "0xa1200008", "mask": "0xffe0e008", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx2_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt3:0:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2800 }, { "mnemonic": "stnt1b", "aliases": [], "opcode": "0xa1208008", "mask": "0xffe0e00c", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx4_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt2:0:2" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2801 }, { "mnemonic": "stnt1d", "aliases": [], "opcode": "0xa0606001", "mask": "0xfff0e001", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x2xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2802 }, { "mnemonic": "stnt1d", "aliases": [], "opcode": "0xa060e001", "mask": "0xfff0e003", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2803 }, { "mnemonic": "stnt1d", "aliases": [], "opcode": "0xa1606008", "mask": "0xfff0e008", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx2_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt3:0:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x2xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2804 }, { "mnemonic": "stnt1d", "aliases": [], "opcode": "0xa160e008", "mask": "0xfff0e00c", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx4_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt2:0:2" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2805 }, { "mnemonic": "stnt1d", "aliases": [], "opcode": "0xa0206001", "mask": "0xffe0e001", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL3", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2806 }, { "mnemonic": "stnt1d", "aliases": [], "opcode": "0xa020e001", "mask": "0xffe0e003", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL3", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2807 }, { "mnemonic": "stnt1d", "aliases": [], "opcode": "0xa1206008", "mask": "0xffe0e008", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx2_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt3:0:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL3", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2808 }, { "mnemonic": "stnt1d", "aliases": [], "opcode": "0xa120e008", "mask": "0xffe0e00c", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx4_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt2:0:2" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL3", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2809 }, { "mnemonic": "stnt1h", "aliases": [], "opcode": "0xa0602001", "mask": "0xfff0e001", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x2xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2810 }, { "mnemonic": "stnt1h", "aliases": [], "opcode": "0xa060a001", "mask": "0xfff0e003", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2811 }, { "mnemonic": "stnt1h", "aliases": [], "opcode": "0xa1602008", "mask": "0xfff0e008", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx2_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt3:0:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x2xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2812 }, { "mnemonic": "stnt1h", "aliases": [], "opcode": "0xa160a008", "mask": "0xfff0e00c", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx4_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt2:0:2" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2813 }, { "mnemonic": "stnt1h", "aliases": [], "opcode": "0xa0202001", "mask": "0xffe0e001", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL1", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2814 }, { "mnemonic": "stnt1h", "aliases": [], "opcode": "0xa020a001", "mask": "0xffe0e003", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL1", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2815 }, { "mnemonic": "stnt1h", "aliases": [], "opcode": "0xa1202008", "mask": "0xffe0e008", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx2_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt3:0:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL1", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2816 }, { "mnemonic": "stnt1h", "aliases": [], "opcode": "0xa120a008", "mask": "0xffe0e00c", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx4_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt2:0:2" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL1", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2817 }, { "mnemonic": "stnt1w", "aliases": [], "opcode": "0xa0604001", "mask": "0xfff0e001", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x2xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2818 }, { "mnemonic": "stnt1w", "aliases": [], "opcode": "0xa060c001", "mask": "0xfff0e003", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2819 }, { "mnemonic": "stnt1w", "aliases": [], "opcode": "0xa1604008", "mask": "0xfff0e008", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx2_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt3:0:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x2xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2820 }, { "mnemonic": "stnt1w", "aliases": [], "opcode": "0xa160c008", "mask": "0xfff0e00c", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx4_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt2:0:2" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x4xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2821 }, { "mnemonic": "stnt1w", "aliases": [], "opcode": "0xa0204001", "mask": "0xffe0e001", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL2", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2822 }, { "mnemonic": "stnt1w", "aliases": [], "opcode": "0xa020c001", "mask": "0xffe0e003", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL2", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2823 }, { "mnemonic": "stnt1w", "aliases": [], "opcode": "0xa1204008", "mask": "0xffe0e008", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx2_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt3:0:3" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL2", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2824 }, { "mnemonic": "stnt1w", "aliases": [], "opcode": "0xa120c008", "mask": "0xffe0e00c", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Ztx4_STRIDED", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_ZtT:4:1", "SME_Zt2:0:2" ] }, { "kind": "SME_PNg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL2", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 2825 }, { "mnemonic": "str", "aliases": [], "opcode": "0xe13f8000", "mask": "0xfffffc1f", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZT0", "class": "SYSTEM", "qualifiers": [], "bit_fields": [] }, { "kind": "SIMD_ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 2826 }, { "mnemonic": "sub", "aliases": [], "opcode": "0xc1a01c18", "mask": "0xffbf9c38", "class": "SME_INT_SD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Zn2:6:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2827 }, { "mnemonic": "sub", "aliases": [], "opcode": "0xc1a11c18", "mask": "0xffbf9c78", "class": "SME_INT_SD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Zn4:7:3" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2828 }, { "mnemonic": "sub", "aliases": [], "opcode": "0xc1201818", "mask": "0xffb09c18", "class": "SME_INT_SD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SVE_ZnxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2829 }, { "mnemonic": "sub", "aliases": [], "opcode": "0xc1301818", "mask": "0xffb09c18", "class": "SME_INT_SD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SVE_ZnxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2830 }, { "mnemonic": "sub", "aliases": [], "opcode": "0xc1a01818", "mask": "0xffa19c38", "class": "SME_INT_SD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zmx2", "class": "SVE_REGLIST", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Zm2:17:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2831 }, { "mnemonic": "sub", "aliases": [], "opcode": "0xc1a11818", "mask": "0xffa39c78", "class": "SME_INT_SD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zmx4", "class": "SVE_REGLIST", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Zm4:18:3" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2832 }, { "mnemonic": "sudot", "aliases": [], "opcode": "0xc1501038", "mask": "0xfff09038", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zm_INDEX2", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zm:16:4", "imm2_10:10:2" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2833 }, { "mnemonic": "sudot", "aliases": [], "opcode": "0xc1509038", "mask": "0xfff09078", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zm_INDEX2", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zm:16:4", "imm2_10:10:2" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2834 }, { "mnemonic": "sudot", "aliases": [], "opcode": "0xc1201418", "mask": "0xfff09c18", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SVE_ZnxN", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2835 }, { "mnemonic": "sudot", "aliases": [], "opcode": "0xc1301418", "mask": "0xfff09c18", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SVE_ZnxN", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2836 }, { "mnemonic": "sumlall", "aliases": [], "opcode": "0xc1000014", "mask": "0xfff0001c", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x4", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm_INDEX4_10", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zm:16:4", "imm1_15:15:1", "imm3_10:10:3" ] } ], "flags": "", "index": 2837 }, { "mnemonic": "sumlall", "aliases": [], "opcode": "0xc1100030", "mask": "0xfff09038", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off1x4", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm1_0:0:1" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zm_INDEX4_1", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zm:16:4", "imm2_10:10:2", "imm2_1:1:2" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2838 }, { "mnemonic": "sumlall", "aliases": [], "opcode": "0xc1108030", "mask": "0xfff09078", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off1x4", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm1_0:0:1" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zm_INDEX4_1", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zm:16:4", "imm2_10:10:2", "imm2_1:1:2" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2839 }, { "mnemonic": "sumlall", "aliases": [], "opcode": "0xc1200014", "mask": "0xfff09c1e", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off1x4", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm1_0:0:1" ] }, { "kind": "SVE_ZnxN", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2840 }, { "mnemonic": "sumlall", "aliases": [], "opcode": "0xc1300014", "mask": "0xfff09c1e", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off1x4", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm1_0:0:1" ] }, { "kind": "SVE_ZnxN", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2841 }, { "mnemonic": "sunpk", "aliases": [], "opcode": "0xc125e000", "mask": "0xff3ffc01", "class": "SME_SIZE_22_HSD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2842 }, { "mnemonic": "sunpk", "aliases": [], "opcode": "0xc135e000", "mask": "0xff3ffc23", "class": "SME_SIZE_22_HSD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SME_Zn2:6:4" ] } ], "flags": "", "index": 2843 }, { "mnemonic": "suvdot", "aliases": [], "opcode": "0xc1508038", "mask": "0xfff09078", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zm_INDEX2", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zm:16:4", "imm2_10:10:2" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2844 }, { "mnemonic": "svdot", "aliases": [], "opcode": "0xc1500020", "mask": "0xfff09038", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zm_INDEX2", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4", "imm2_10:10:2" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2845 }, { "mnemonic": "svdot", "aliases": [], "opcode": "0xc1508020", "mask": "0xfff09078", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zm_INDEX2", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zm:16:4", "imm2_10:10:2" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2846 }, { "mnemonic": "uclamp", "aliases": [], "opcode": "0xc120c401", "mask": "0xff20fc01", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2847 }, { "mnemonic": "uclamp", "aliases": [], "opcode": "0xc120cc01", "mask": "0xff20fc03", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2848 }, { "mnemonic": "ucvtf", "aliases": [], "opcode": "0xc122e020", "mask": "0xfffffc21", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zn2:6:4" ] } ], "flags": "", "index": 2849 }, { "mnemonic": "ucvtf", "aliases": [], "opcode": "0xc132e020", "mask": "0xfffffc63", "class": "SVE_MISC", "feature_set": "SME2", "description": "SVE instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zn4:7:3" ] } ], "flags": "", "index": 2850 }, { "mnemonic": "udot", "aliases": [], "opcode": "0xc1501010", "mask": "0xfff09038", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zm_INDEX2", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4", "imm2_10:10:2" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2851 }, { "mnemonic": "udot", "aliases": [], "opcode": "0xc1509010", "mask": "0xfff09078", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zm_INDEX2", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4", "imm2_10:10:2" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2852 }, { "mnemonic": "udot", "aliases": [], "opcode": "0xc1601418", "mask": "0xfff09c18", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SVE_ZnxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2853 }, { "mnemonic": "udot", "aliases": [], "opcode": "0xc1701418", "mask": "0xfff09c18", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SVE_ZnxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2854 }, { "mnemonic": "udot", "aliases": [], "opcode": "0xc1e01418", "mask": "0xffe19c38", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zmx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm2:17:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2855 }, { "mnemonic": "udot", "aliases": [], "opcode": "0xc1e11418", "mask": "0xffe39c78", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zmx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm4:18:3" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2856 }, { "mnemonic": "udot", "aliases": [], "opcode": "0xc1501030", "mask": "0xfff09038", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zm_INDEX2", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zm:16:4", "imm2_10:10:2" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2857 }, { "mnemonic": "udot", "aliases": [], "opcode": "0xc1509030", "mask": "0xfff09078", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zm_INDEX2", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zm:16:4", "imm2_10:10:2" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2858 }, { "mnemonic": "udot", "aliases": [], "opcode": "0xc1201410", "mask": "0xffb09c18", "class": "SME_INT_SD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SVE_ZnxN", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2859 }, { "mnemonic": "udot", "aliases": [], "opcode": "0xc1301410", "mask": "0xffb09c18", "class": "SME_INT_SD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SVE_ZnxN", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2860 }, { "mnemonic": "udot", "aliases": [], "opcode": "0xc1a01410", "mask": "0xffa19c38", "class": "SME_INT_SD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zmx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SME_Zm2:17:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2861 }, { "mnemonic": "udot", "aliases": [], "opcode": "0xc1a11410", "mask": "0xffa39c78", "class": "SME_INT_SD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zmx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SME_Zm4:18:3" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2862 }, { "mnemonic": "umax", "aliases": [], "opcode": "0xc120a001", "mask": "0xff30ffe1", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "", "index": 2863 }, { "mnemonic": "umax", "aliases": [], "opcode": "0xc120a801", "mask": "0xff30ffe3", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "", "index": 2864 }, { "mnemonic": "umax", "aliases": [], "opcode": "0xc120b001", "mask": "0xff21ffe1", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_Zmx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zm2:17:4" ] } ], "flags": "", "index": 2865 }, { "mnemonic": "umax", "aliases": [], "opcode": "0xc120b801", "mask": "0xff23ffe3", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Zmx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zm4:18:3" ] } ], "flags": "", "index": 2866 }, { "mnemonic": "umin", "aliases": [], "opcode": "0xc120a021", "mask": "0xff30ffe1", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "", "index": 2867 }, { "mnemonic": "umin", "aliases": [], "opcode": "0xc120a821", "mask": "0xff30ffe3", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "", "index": 2868 }, { "mnemonic": "umin", "aliases": [], "opcode": "0xc120b021", "mask": "0xff21ffe1", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_Zmx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zm2:17:4" ] } ], "flags": "", "index": 2869 }, { "mnemonic": "umin", "aliases": [], "opcode": "0xc120b821", "mask": "0xff23ffe3", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Zmx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zm4:18:3" ] } ], "flags": "", "index": 2870 }, { "mnemonic": "umlal", "aliases": [], "opcode": "0xc1c01010", "mask": "0xfff01018", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm_INDEX3_10", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4", "imm1_15:15:1", "imm2_10:10:2" ] } ], "flags": "", "index": 2871 }, { "mnemonic": "umlal", "aliases": [], "opcode": "0xc1d01010", "mask": "0xfff09038", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zm_INDEX3_2", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4", "imm2_10:10:2", "imm1_2:2:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2872 }, { "mnemonic": "umlal", "aliases": [], "opcode": "0xc1d09010", "mask": "0xfff09078", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zm_INDEX3_2", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4", "imm2_10:10:2", "imm1_2:2:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2873 }, { "mnemonic": "umlal", "aliases": [], "opcode": "0xc1600c10", "mask": "0xfff09c18", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "", "index": 2874 }, { "mnemonic": "umlal", "aliases": [], "opcode": "0xc1600810", "mask": "0xfff09c1c", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SVE_ZnxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2875 }, { "mnemonic": "umlal", "aliases": [], "opcode": "0xc1700810", "mask": "0xfff09c1c", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SVE_ZnxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2876 }, { "mnemonic": "umlal", "aliases": [], "opcode": "0xc1e00810", "mask": "0xffe19c3c", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zmx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm2:17:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2877 }, { "mnemonic": "umlal", "aliases": [], "opcode": "0xc1e10810", "mask": "0xffe39c7c", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zmx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm4:18:3" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2878 }, { "mnemonic": "umlall", "aliases": [], "opcode": "0xc1000010", "mask": "0xfff0001c", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x4", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm_INDEX4_10", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zm:16:4", "imm1_15:15:1", "imm3_10:10:3" ] } ], "flags": "", "index": 2879 }, { "mnemonic": "umlall", "aliases": [], "opcode": "0xc1100010", "mask": "0xfff09038", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off1x4", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm1_0:0:1" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zm_INDEX4_1", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zm:16:4", "imm2_10:10:2", "imm2_1:1:2" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2880 }, { "mnemonic": "umlall", "aliases": [], "opcode": "0xc1108010", "mask": "0xfff09078", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off1x4", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm1_0:0:1" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zm_INDEX4_1", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zm:16:4", "imm2_10:10:2", "imm2_1:1:2" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2881 }, { "mnemonic": "umlall", "aliases": [], "opcode": "0xc1200410", "mask": "0xffb09c1c", "class": "SME_INT_SD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x4", "class": "ZA_ACCESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "", "index": 2882 }, { "mnemonic": "umlall", "aliases": [], "opcode": "0xc1200010", "mask": "0xffb09c1e", "class": "SME_INT_SD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off1x4", "class": "ZA_ACCESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm1_0:0:1" ] }, { "kind": "SVE_ZnxN", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2883 }, { "mnemonic": "umlall", "aliases": [], "opcode": "0xc1300010", "mask": "0xffb09c1e", "class": "SME_INT_SD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off1x4", "class": "ZA_ACCESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm1_0:0:1" ] }, { "kind": "SVE_ZnxN", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2884 }, { "mnemonic": "umlall", "aliases": [], "opcode": "0xc1a00010", "mask": "0xffa19c3e", "class": "SME_INT_SD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off1x4", "class": "ZA_ACCESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm1_0:0:1" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zmx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SME_Zm2:17:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2885 }, { "mnemonic": "umlall", "aliases": [], "opcode": "0xc1a10010", "mask": "0xffa39c7e", "class": "SME_INT_SD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off1x4", "class": "ZA_ACCESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm1_0:0:1" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zmx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SME_Zm4:18:3" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2886 }, { "mnemonic": "umlsl", "aliases": [], "opcode": "0xc1c01018", "mask": "0xfff01018", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm_INDEX3_10", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4", "imm1_15:15:1", "imm2_10:10:2" ] } ], "flags": "", "index": 2887 }, { "mnemonic": "umlsl", "aliases": [], "opcode": "0xc1d01018", "mask": "0xfff09038", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zm_INDEX3_2", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4", "imm2_10:10:2", "imm1_2:2:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2888 }, { "mnemonic": "umlsl", "aliases": [], "opcode": "0xc1d09018", "mask": "0xfff09078", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zm_INDEX3_2", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4", "imm2_10:10:2", "imm1_2:2:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2889 }, { "mnemonic": "umlsl", "aliases": [], "opcode": "0xc1600c18", "mask": "0xfff09c18", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "", "index": 2890 }, { "mnemonic": "umlsl", "aliases": [], "opcode": "0xc1600818", "mask": "0xfff09c1c", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SVE_ZnxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2891 }, { "mnemonic": "umlsl", "aliases": [], "opcode": "0xc1700818", "mask": "0xfff09c1c", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SVE_ZnxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2892 }, { "mnemonic": "umlsl", "aliases": [], "opcode": "0xc1e00818", "mask": "0xffe19c3c", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zmx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm2:17:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2893 }, { "mnemonic": "umlsl", "aliases": [], "opcode": "0xc1e10818", "mask": "0xffe39c7c", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zmx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm4:18:3" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2894 }, { "mnemonic": "umlsll", "aliases": [], "opcode": "0xc1000018", "mask": "0xfff0001c", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x4", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm_INDEX4_10", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zm:16:4", "imm1_15:15:1", "imm3_10:10:3" ] } ], "flags": "", "index": 2895 }, { "mnemonic": "umlsll", "aliases": [], "opcode": "0xc1100018", "mask": "0xfff09038", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off1x4", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm1_0:0:1" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zm_INDEX4_1", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zm:16:4", "imm2_10:10:2", "imm2_1:1:2" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2896 }, { "mnemonic": "umlsll", "aliases": [], "opcode": "0xc1108018", "mask": "0xfff09078", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off1x4", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm1_0:0:1" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zm_INDEX4_1", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zm:16:4", "imm2_10:10:2", "imm2_1:1:2" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2897 }, { "mnemonic": "umlsll", "aliases": [], "opcode": "0xc1200418", "mask": "0xffb09c1c", "class": "SME_INT_SD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x4", "class": "ZA_ACCESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "", "index": 2898 }, { "mnemonic": "umlsll", "aliases": [], "opcode": "0xc1200018", "mask": "0xffb09c1e", "class": "SME_INT_SD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off1x4", "class": "ZA_ACCESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm1_0:0:1" ] }, { "kind": "SVE_ZnxN", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2899 }, { "mnemonic": "umlsll", "aliases": [], "opcode": "0xc1300018", "mask": "0xffb09c1e", "class": "SME_INT_SD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off1x4", "class": "ZA_ACCESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm1_0:0:1" ] }, { "kind": "SVE_ZnxN", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2900 }, { "mnemonic": "umlsll", "aliases": [], "opcode": "0xc1a00018", "mask": "0xffa19c3e", "class": "SME_INT_SD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off1x4", "class": "ZA_ACCESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm1_0:0:1" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zmx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SME_Zm2:17:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2901 }, { "mnemonic": "umlsll", "aliases": [], "opcode": "0xc1a10018", "mask": "0xffa39c7e", "class": "SME_INT_SD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off1x4", "class": "ZA_ACCESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm1_0:0:1" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zmx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SME_Zm4:18:3" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2902 }, { "mnemonic": "umopa", "aliases": [], "opcode": "0xa1800008", "mask": "0xffe0001c", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZAda_2b", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_ZAda_2b:0:2" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SME_Pm", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SME_Pm:13:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2903 }, { "mnemonic": "umops", "aliases": [], "opcode": "0xa1800018", "mask": "0xffe0001c", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZAda_2b", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_ZAda_2b:0:2" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SME_Pm", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SME_Pm:13:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2904 }, { "mnemonic": "uqcvt", "aliases": [], "opcode": "0xc123e020", "mask": "0xfffffc20", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zn2:6:4" ] } ], "flags": "", "index": 2905 }, { "mnemonic": "uqcvt", "aliases": [], "opcode": "0xc133e020", "mask": "0xff7ffc60", "class": "SME_SZ_23", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Zn4:7:3" ] } ], "flags": "", "index": 2906 }, { "mnemonic": "uqcvtn", "aliases": [], "opcode": "0xc133e060", "mask": "0xff7ffc60", "class": "SME_SZ_23", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Zn4:7:3" ] } ], "flags": "", "index": 2907 }, { "mnemonic": "uqrshr", "aliases": [], "opcode": "0xc1e0d420", "mask": "0xfff0fc20", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_SHRIMM4", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_imm4:16:4" ] } ], "flags": "", "index": 2908 }, { "mnemonic": "uqrshr", "aliases": [], "opcode": "0xc120d820", "mask": "0xff20fc60", "class": "SME_SHIFT", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_SHRIMM5", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_tszh:22:2", "SVE_imm5b:16:5" ] } ], "flags": "", "index": 2909 }, { "mnemonic": "uqrshrn", "aliases": [], "opcode": "0xc120dc20", "mask": "0xff20fc60", "class": "SME_SHIFT", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_SHRIMM5", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SVE_tszh:22:2", "SVE_imm5b:16:5" ] } ], "flags": "", "index": 2910 }, { "mnemonic": "urshl", "aliases": [], "opcode": "0xc120a221", "mask": "0xff30ffe1", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "", "index": 2911 }, { "mnemonic": "urshl", "aliases": [], "opcode": "0xc120aa21", "mask": "0xff30ffe3", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "", "index": 2912 }, { "mnemonic": "urshl", "aliases": [], "opcode": "0xc120b221", "mask": "0xff21ffe1", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_Zmx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zm2:17:4" ] } ], "flags": "", "index": 2913 }, { "mnemonic": "urshl", "aliases": [], "opcode": "0xc120ba21", "mask": "0xff23ffe3", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Zmx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zm4:18:3" ] } ], "flags": "", "index": 2914 }, { "mnemonic": "usdot", "aliases": [], "opcode": "0xc1501028", "mask": "0xfff09038", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zm_INDEX2", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zm:16:4", "imm2_10:10:2" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2915 }, { "mnemonic": "usdot", "aliases": [], "opcode": "0xc1509028", "mask": "0xfff09078", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zm_INDEX2", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zm:16:4", "imm2_10:10:2" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2916 }, { "mnemonic": "usdot", "aliases": [], "opcode": "0xc1201408", "mask": "0xfff09c18", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SVE_ZnxN", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2917 }, { "mnemonic": "usdot", "aliases": [], "opcode": "0xc1301408", "mask": "0xfff09c18", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SVE_ZnxN", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2918 }, { "mnemonic": "usdot", "aliases": [], "opcode": "0xc1a01408", "mask": "0xffe19c38", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zmx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zm2:17:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2919 }, { "mnemonic": "usdot", "aliases": [], "opcode": "0xc1a11408", "mask": "0xffe39c78", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zmx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zm4:18:3" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2920 }, { "mnemonic": "usmlall", "aliases": [], "opcode": "0xc1000004", "mask": "0xfff0001c", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x4", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm_INDEX4_10", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zm:16:4", "imm1_15:15:1", "imm3_10:10:3" ] } ], "flags": "", "index": 2921 }, { "mnemonic": "usmlall", "aliases": [], "opcode": "0xc1100020", "mask": "0xfff09038", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off1x4", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm1_0:0:1" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zm_INDEX4_1", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zm:16:4", "imm2_10:10:2", "imm2_1:1:2" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2922 }, { "mnemonic": "usmlall", "aliases": [], "opcode": "0xc1108020", "mask": "0xfff09078", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off1x4", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm1_0:0:1" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zm_INDEX4_1", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zm:16:4", "imm2_10:10:2", "imm2_1:1:2" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2923 }, { "mnemonic": "usmlall", "aliases": [], "opcode": "0xc1200404", "mask": "0xfff09c1c", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x4", "class": "ZA_ACCESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "", "index": 2924 }, { "mnemonic": "usmlall", "aliases": [], "opcode": "0xc1200004", "mask": "0xfff09c1e", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off1x4", "class": "ZA_ACCESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm1_0:0:1" ] }, { "kind": "SVE_ZnxN", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2925 }, { "mnemonic": "usmlall", "aliases": [], "opcode": "0xc1300004", "mask": "0xfff09c1e", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off1x4", "class": "ZA_ACCESS", "qualifiers": [ "S_S", "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm1_0:0:1" ] }, { "kind": "SVE_ZnxN", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H" ], "bit_fields": [ "SME_Zm:16:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2926 }, { "mnemonic": "usmlall", "aliases": [], "opcode": "0xc1a00004", "mask": "0xffe19c3e", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off1x4", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm1_0:0:1" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zmx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zm2:17:4" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2927 }, { "mnemonic": "usmlall", "aliases": [], "opcode": "0xc1a10004", "mask": "0xffe39c7e", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off1x4", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm1_0:0:1" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zmx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zm4:18:3" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2928 }, { "mnemonic": "usvdot", "aliases": [], "opcode": "0xc1508028", "mask": "0xfff09078", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zm_INDEX2", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zm:16:4", "imm2_10:10:2" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2929 }, { "mnemonic": "uunpk", "aliases": [], "opcode": "0xc125e001", "mask": "0xff3ffc01", "class": "SME_SIZE_22_HSD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 2930 }, { "mnemonic": "uunpk", "aliases": [], "opcode": "0xc135e001", "mask": "0xff3ffc23", "class": "SME_SIZE_22_HSD", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S" ], "bit_fields": [ "SME_Zn2:6:4" ] } ], "flags": "", "index": 2931 }, { "mnemonic": "uvdot", "aliases": [], "opcode": "0xc1500030", "mask": "0xfff09038", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zm_INDEX2", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4", "imm2_10:10:2" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2932 }, { "mnemonic": "uvdot", "aliases": [], "opcode": "0xc1508030", "mask": "0xfff09078", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zm_INDEX2", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zm:16:4", "imm2_10:10:2" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2933 }, { "mnemonic": "uzp", "aliases": [], "opcode": "0xc120d001", "mask": "0xff20fc01", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2934 }, { "mnemonic": "uzp", "aliases": [], "opcode": "0xc120d401", "mask": "0xffe0fc01", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_Q" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_Q" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_Q" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2935 }, { "mnemonic": "uzp", "aliases": [], "opcode": "0xc136e002", "mask": "0xff3ffc63", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zn4:7:3" ] } ], "flags": "", "index": 2936 }, { "mnemonic": "uzp", "aliases": [], "opcode": "0xc137e002", "mask": "0xfffffc63", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_Q" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_Q" ], "bit_fields": [ "SME_Zn4:7:3" ] } ], "flags": "", "index": 2937 }, { "mnemonic": "whilege", "aliases": [], "opcode": "0x25204010", "mask": "0xff20dc18", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_PNd3", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_PNd3:0:3" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rm:16:5" ] }, { "kind": "SME_VLxN_13", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SME_VL_13:13:1" ] } ], "flags": "", "index": 2938 }, { "mnemonic": "whilegt", "aliases": [], "opcode": "0x25204018", "mask": "0xff20dc18", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_PNd3", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_PNd3:0:3" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rm:16:5" ] }, { "kind": "SME_VLxN_13", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SME_VL_13:13:1" ] } ], "flags": "", "index": 2939 }, { "mnemonic": "whilehi", "aliases": [], "opcode": "0x25204818", "mask": "0xff20dc18", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_PNd3", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_PNd3:0:3" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rm:16:5" ] }, { "kind": "SME_VLxN_13", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SME_VL_13:13:1" ] } ], "flags": "", "index": 2940 }, { "mnemonic": "whilehs", "aliases": [], "opcode": "0x25204810", "mask": "0xff20dc18", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_PNd3", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_PNd3:0:3" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rm:16:5" ] }, { "kind": "SME_VLxN_13", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SME_VL_13:13:1" ] } ], "flags": "", "index": 2941 }, { "mnemonic": "whilele", "aliases": [], "opcode": "0x25204418", "mask": "0xff20dc18", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_PNd3", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_PNd3:0:3" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rm:16:5" ] }, { "kind": "SME_VLxN_13", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SME_VL_13:13:1" ] } ], "flags": "", "index": 2942 }, { "mnemonic": "whilelo", "aliases": [], "opcode": "0x25204c10", "mask": "0xff20dc18", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_PNd3", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_PNd3:0:3" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rm:16:5" ] }, { "kind": "SME_VLxN_13", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SME_VL_13:13:1" ] } ], "flags": "", "index": 2943 }, { "mnemonic": "whilels", "aliases": [], "opcode": "0x25204c18", "mask": "0xff20dc18", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_PNd3", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_PNd3:0:3" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rm:16:5" ] }, { "kind": "SME_VLxN_13", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SME_VL_13:13:1" ] } ], "flags": "", "index": 2944 }, { "mnemonic": "whilelt", "aliases": [], "opcode": "0x25204410", "mask": "0xff20dc18", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_PNd3", "class": "PRED_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_PNd3:0:3" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "X", "X", "X", "X" ], "bit_fields": [ "Rm:16:5" ] }, { "kind": "SME_VLxN_13", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "SME_VL_13:13:1" ] } ], "flags": "", "index": 2945 }, { "mnemonic": "zero", "aliases": [], "opcode": "0xc0480001", "mask": "0xffffffff", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_ZT0_LIST", "class": "SYSTEM", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 2946 }, { "mnemonic": "zip", "aliases": [], "opcode": "0xc120d000", "mask": "0xff20fc01", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2947 }, { "mnemonic": "zip", "aliases": [], "opcode": "0xc120d400", "mask": "0xffe0fc01", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_Q" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_Q" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_Q" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 2948 }, { "mnemonic": "zip", "aliases": [], "opcode": "0xc136e000", "mask": "0xff3ffc63", "class": "SME_SIZE_22", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SME_Zn4:7:3" ] } ], "flags": "", "index": 2949 }, { "mnemonic": "zip", "aliases": [], "opcode": "0xc137e000", "mask": "0xfffffc63", "class": "SME_MISC", "feature_set": "SME2", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_Q" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_Q" ], "bit_fields": [ "SME_Zn4:7:3" ] } ], "flags": "", "index": 2950 }, { "mnemonic": "sdot", "aliases": [], "opcode": "0xc1d00008", "mask": "0xfff09838", "class": "SME_MISC", "feature_set": "SME2_I16I64", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zm_INDEX1", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4", "imm1_10:10:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2951 }, { "mnemonic": "sdot", "aliases": [], "opcode": "0xc1d08008", "mask": "0xfff09878", "class": "SME_MISC", "feature_set": "SME2_I16I64", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zm_INDEX1", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4", "imm1_10:10:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2952 }, { "mnemonic": "smlall", "aliases": [], "opcode": "0xc1800000", "mask": "0xfff0101c", "class": "SME_MISC", "feature_set": "SME2_I16I64", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x4", "class": "ZA_ACCESS", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm_INDEX3_10", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4", "imm1_15:15:1", "imm2_10:10:2" ] } ], "flags": "", "index": 2953 }, { "mnemonic": "smlall", "aliases": [], "opcode": "0xc1900000", "mask": "0xfff09838", "class": "SME_MISC", "feature_set": "SME2_I16I64", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off1x4", "class": "ZA_ACCESS", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm1_0:0:1" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zm_INDEX3_1", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4", "imm1_10:10:1", "imm2_1:1:2" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2954 }, { "mnemonic": "smlall", "aliases": [], "opcode": "0xc1908000", "mask": "0xfff09878", "class": "SME_MISC", "feature_set": "SME2_I16I64", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off1x4", "class": "ZA_ACCESS", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm1_0:0:1" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zm_INDEX3_1", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4", "imm1_10:10:1", "imm2_1:1:2" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2955 }, { "mnemonic": "smlsll", "aliases": [], "opcode": "0xc1800008", "mask": "0xfff0101c", "class": "SME_MISC", "feature_set": "SME2_I16I64", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x4", "class": "ZA_ACCESS", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm_INDEX3_10", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4", "imm1_15:15:1", "imm2_10:10:2" ] } ], "flags": "", "index": 2956 }, { "mnemonic": "smlsll", "aliases": [], "opcode": "0xc1900008", "mask": "0xfff09838", "class": "SME_MISC", "feature_set": "SME2_I16I64", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off1x4", "class": "ZA_ACCESS", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm1_0:0:1" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zm_INDEX3_1", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4", "imm1_10:10:1", "imm2_1:1:2" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2957 }, { "mnemonic": "smlsll", "aliases": [], "opcode": "0xc1908008", "mask": "0xfff09878", "class": "SME_MISC", "feature_set": "SME2_I16I64", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off1x4", "class": "ZA_ACCESS", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm1_0:0:1" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zm_INDEX3_1", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4", "imm1_10:10:1", "imm2_1:1:2" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2958 }, { "mnemonic": "svdot", "aliases": [], "opcode": "0xc1d08808", "mask": "0xfff09878", "class": "SME_MISC", "feature_set": "SME2_I16I64", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zm_INDEX1", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4", "imm1_10:10:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2959 }, { "mnemonic": "udot", "aliases": [], "opcode": "0xc1d00018", "mask": "0xfff09838", "class": "SME_MISC", "feature_set": "SME2_I16I64", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zm_INDEX1", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4", "imm1_10:10:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2960 }, { "mnemonic": "udot", "aliases": [], "opcode": "0xc1d08018", "mask": "0xfff09878", "class": "SME_MISC", "feature_set": "SME2_I16I64", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zm_INDEX1", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4", "imm1_10:10:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2961 }, { "mnemonic": "umlall", "aliases": [], "opcode": "0xc1800010", "mask": "0xfff0101c", "class": "SME_MISC", "feature_set": "SME2_I16I64", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x4", "class": "ZA_ACCESS", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm_INDEX3_10", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4", "imm1_15:15:1", "imm2_10:10:2" ] } ], "flags": "", "index": 2962 }, { "mnemonic": "umlall", "aliases": [], "opcode": "0xc1900010", "mask": "0xfff09838", "class": "SME_MISC", "feature_set": "SME2_I16I64", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off1x4", "class": "ZA_ACCESS", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm1_0:0:1" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zm_INDEX3_1", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4", "imm1_10:10:1", "imm2_1:1:2" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2963 }, { "mnemonic": "umlall", "aliases": [], "opcode": "0xc1908010", "mask": "0xfff09878", "class": "SME_MISC", "feature_set": "SME2_I16I64", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off1x4", "class": "ZA_ACCESS", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm1_0:0:1" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zm_INDEX3_1", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4", "imm1_10:10:1", "imm2_1:1:2" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2964 }, { "mnemonic": "umlsll", "aliases": [], "opcode": "0xc1800018", "mask": "0xfff0101c", "class": "SME_MISC", "feature_set": "SME2_I16I64", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off2x4", "class": "ZA_ACCESS", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm2_0:0:2" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SME_Zm_INDEX3_10", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4", "imm1_15:15:1", "imm2_10:10:2" ] } ], "flags": "", "index": 2965 }, { "mnemonic": "umlsll", "aliases": [], "opcode": "0xc1900018", "mask": "0xfff09838", "class": "SME_MISC", "feature_set": "SME2_I16I64", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off1x4", "class": "ZA_ACCESS", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm1_0:0:1" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zm_INDEX3_1", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4", "imm1_10:10:1", "imm2_1:1:2" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2966 }, { "mnemonic": "umlsll", "aliases": [], "opcode": "0xc1908018", "mask": "0xfff09878", "class": "SME_MISC", "feature_set": "SME2_I16I64", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off1x4", "class": "ZA_ACCESS", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm1_0:0:1" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zm_INDEX3_1", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4", "imm1_10:10:1", "imm2_1:1:2" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2967 }, { "mnemonic": "uvdot", "aliases": [], "opcode": "0xc1d08818", "mask": "0xfff09878", "class": "SME_MISC", "feature_set": "SME2_I16I64", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zm_INDEX1", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zm:16:4", "imm1_10:10:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2968 }, { "mnemonic": "fmla", "aliases": [], "opcode": "0xc1d00000", "mask": "0xfff09838", "class": "SME_MISC", "feature_set": "SME2_F64F64", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zm_INDEX1", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_Zm:16:4", "imm1_10:10:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2969 }, { "mnemonic": "fmla", "aliases": [], "opcode": "0xc1d08000", "mask": "0xfff09878", "class": "SME_MISC", "feature_set": "SME2_F64F64", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zm_INDEX1", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_Zm:16:4", "imm1_10:10:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2970 }, { "mnemonic": "fmls", "aliases": [], "opcode": "0xc1d00010", "mask": "0xfff09838", "class": "SME_MISC", "feature_set": "SME2_F64F64", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx2", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_Zn2:6:4" ] }, { "kind": "SME_Zm_INDEX1", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_Zm:16:4", "imm1_10:10:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_2|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2971 }, { "mnemonic": "fmls", "aliases": [], "opcode": "0xc1d08010", "mask": "0xfff09878", "class": "SME_MISC", "feature_set": "SME2_F64F64", "description": "SME instructions", "operands": [ { "kind": "SME_ZA_array_off3_0", "class": "ZA_ACCESS", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_Rv:13:2", "imm3_0:0:3" ] }, { "kind": "SME_Znx4", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_Zn4:7:3" ] }, { "kind": "SME_Zm_INDEX1", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_Zm:16:4", "imm1_10:10:1" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_4|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_6|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 2972 }, { "mnemonic": "udot", "aliases": [], "opcode": "0x2e009400", "mask": "0xbf20fc00", "class": "DOTPRODUCT", "feature_set": "DOTPROD", "description": "SIMD Dot Product (optional in v8.2-A)", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 2973 }, { "mnemonic": "sdot", "aliases": [], "opcode": "0x0e009400", "mask": "0xbf20fc00", "class": "DOTPRODUCT", "feature_set": "DOTPROD", "description": "SIMD Dot Product (optional in v8.2-A)", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 2974 }, { "mnemonic": "udot", "aliases": [], "opcode": "0x2f00e000", "mask": "0xbf00f400", "class": "DOTPRODUCT", "feature_set": "DOTPROD", "description": "SIMD Dot Product (optional in v8.2-A)", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em", "class": "SIMD_ELEMENT", "qualifiers": [ "S_4B", "S_4B" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 2975 }, { "mnemonic": "sdot", "aliases": [], "opcode": "0x0f00e000", "mask": "0xbf00f400", "class": "DOTPRODUCT", "feature_set": "DOTPROD", "description": "SIMD Dot Product (optional in v8.2-A)", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em", "class": "SIMD_ELEMENT", "qualifiers": [ "S_4B", "S_4B" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 2976 }, { "mnemonic": "sha512h", "aliases": [], "opcode": "0xce608000", "mask": "0xffe0fc00", "class": "CRYPTOSHA2", "feature_set": "SHA2", "description": "Crypto two-reg SHA", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_Q" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_Q" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 2977 }, { "mnemonic": "sha512h2", "aliases": [], "opcode": "0xce608400", "mask": "0xffe0fc00", "class": "CRYPTOSHA2", "feature_set": "SHA2", "description": "Crypto two-reg SHA", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_Q" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_Q" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 2978 }, { "mnemonic": "sha512su0", "aliases": [], "opcode": "0xcec08000", "mask": "0xfffffc00", "class": "CRYPTOSHA2", "feature_set": "SHA2", "description": "Crypto two-reg SHA", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2D" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2979 }, { "mnemonic": "sha512su1", "aliases": [], "opcode": "0xce608800", "mask": "0xffe0fc00", "class": "CRYPTOSHA2", "feature_set": "SHA2", "description": "Crypto two-reg SHA", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 2980 }, { "mnemonic": "eor3", "aliases": [], "opcode": "0xce000000", "mask": "0xffe08000", "class": "CRYPTOSHA3", "feature_set": "SHA3", "description": "Crypto three-reg SHA", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_16B" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_16B" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_16B" ], "bit_fields": [ "Rm:16:5" ] }, { "kind": "Va", "class": "SIMD_REG", "qualifiers": [ "V_16B" ], "bit_fields": [ "Ra:10:5" ] } ], "flags": "", "index": 2981 }, { "mnemonic": "rax1", "aliases": [], "opcode": "0xce608c00", "mask": "0xffe0fc00", "class": "CRYPTOSHA3", "feature_set": "SHA3", "description": "Crypto three-reg SHA", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_2D" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 2982 }, { "mnemonic": "xar", "aliases": [], "opcode": "0xce800000", "mask": "0xffe00000", "class": "CRYPTOSHA3", "feature_set": "SHA3", "description": "Crypto three-reg SHA", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2D" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_2D" ], "bit_fields": [ "Rm:16:5" ] }, { "kind": "IMM", "class": "IMMEDIATE", "qualifiers": [ "imm_0_63" ], "bit_fields": [ "imm6_10:10:6" ] } ], "flags": "", "index": 2983 }, { "mnemonic": "bcax", "aliases": [], "opcode": "0xce200000", "mask": "0xffe08000", "class": "CRYPTOSHA3", "feature_set": "SHA3", "description": "Crypto three-reg SHA", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_16B" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_16B" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_16B" ], "bit_fields": [ "Rm:16:5" ] }, { "kind": "Va", "class": "SIMD_REG", "qualifiers": [ "V_16B" ], "bit_fields": [ "Ra:10:5" ] } ], "flags": "", "index": 2984 }, { "mnemonic": "sm3ss1", "aliases": [], "opcode": "0xce400000", "mask": "0xffe08000", "class": "CRYPTOSM3", "feature_set": "SM4", "description": "Crypto SM3 (optional in ARMv8.2-a)", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rm:16:5" ] }, { "kind": "Va", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Ra:10:5" ] } ], "flags": "", "index": 2985 }, { "mnemonic": "sm3tt1a", "aliases": [], "opcode": "0xce408000", "mask": "0xffe0cc00", "class": "CRYPTOSM3", "feature_set": "SM4", "description": "Crypto SM3 (optional in ARMv8.2-a)", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em", "class": "SIMD_ELEMENT", "qualifiers": [ "S_S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 2986 }, { "mnemonic": "sm3tt1b", "aliases": [], "opcode": "0xce408400", "mask": "0xffe0cc00", "class": "CRYPTOSM3", "feature_set": "SM4", "description": "Crypto SM3 (optional in ARMv8.2-a)", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em", "class": "SIMD_ELEMENT", "qualifiers": [ "S_S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 2987 }, { "mnemonic": "sm3tt2a", "aliases": [], "opcode": "0xce408800", "mask": "0xffe0cc00", "class": "CRYPTOSM3", "feature_set": "SM4", "description": "Crypto SM3 (optional in ARMv8.2-a)", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em", "class": "SIMD_ELEMENT", "qualifiers": [ "S_S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 2988 }, { "mnemonic": "sm3tt2b", "aliases": [], "opcode": "0xce408c00", "mask": "0xffe0cc00", "class": "CRYPTOSM3", "feature_set": "SM4", "description": "Crypto SM3 (optional in ARMv8.2-a)", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em", "class": "SIMD_ELEMENT", "qualifiers": [ "S_S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 2989 }, { "mnemonic": "sm3partw1", "aliases": [], "opcode": "0xce60c000", "mask": "0xffe0fc00", "class": "CRYPTOSM3", "feature_set": "SM4", "description": "Crypto SM3 (optional in ARMv8.2-a)", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 2990 }, { "mnemonic": "sm3partw2", "aliases": [], "opcode": "0xce60c400", "mask": "0xffe0fc00", "class": "CRYPTOSM3", "feature_set": "SM4", "description": "Crypto SM3 (optional in ARMv8.2-a)", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 2991 }, { "mnemonic": "sm4e", "aliases": [], "opcode": "0xcec08400", "mask": "0xfffffc00", "class": "CRYPTOSM4", "feature_set": "SM4", "description": "Crypto SM4 (optional in ARMv8.2-a)", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 2992 }, { "mnemonic": "sm4ekey", "aliases": [], "opcode": "0xce60c800", "mask": "0xffe0fc00", "class": "CRYPTOSM4", "feature_set": "SM4", "description": "Crypto SM4 (optional in ARMv8.2-a)", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 2993 }, { "mnemonic": "fmlal", "aliases": [], "opcode": "0x0e20ec00", "mask": "0xffa0fc00", "class": "ASIMDSAME", "feature_set": "FP_16_V8_2A", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_2H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 2994 }, { "mnemonic": "fmlsl", "aliases": [], "opcode": "0x0ea0ec00", "mask": "0xffa0fc00", "class": "ASIMDSAME", "feature_set": "FP_16_V8_2A", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_2H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 2995 }, { "mnemonic": "fmlal2", "aliases": [], "opcode": "0x2e20cc00", "mask": "0xffa0fc00", "class": "ASIMDSAME", "feature_set": "FP_16_V8_2A", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_2H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 2996 }, { "mnemonic": "fmlsl2", "aliases": [], "opcode": "0x2ea0cc00", "mask": "0xffa0fc00", "class": "ASIMDSAME", "feature_set": "FP_16_V8_2A", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_2H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 2997 }, { "mnemonic": "fmlal", "aliases": [], "opcode": "0x4e20ec00", "mask": "0xffa0fc00", "class": "ASIMDSAME", "feature_set": "FP_16_V8_2A", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_4H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 2998 }, { "mnemonic": "fmlsl", "aliases": [], "opcode": "0x4ea0ec00", "mask": "0xffa0fc00", "class": "ASIMDSAME", "feature_set": "FP_16_V8_2A", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_4H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 2999 }, { "mnemonic": "fmlal2", "aliases": [], "opcode": "0x6e20cc00", "mask": "0xffa0fc00", "class": "ASIMDSAME", "feature_set": "FP_16_V8_2A", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_4H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 3000 }, { "mnemonic": "fmlsl2", "aliases": [], "opcode": "0x6ea0cc00", "mask": "0xffa0fc00", "class": "ASIMDSAME", "feature_set": "FP_16_V8_2A", "description": "AdvSIMD three same", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_4H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 3001 }, { "mnemonic": "fmlal", "aliases": [], "opcode": "0x0f800000", "mask": "0xffc0f400", "class": "ASIMDELEM", "feature_set": "FP_16_V8_2A", "description": "AdvSIMD vector x indexed element", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em16", "class": "SIMD_ELEMENT", "qualifiers": [ "S_H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 3002 }, { "mnemonic": "fmlsl", "aliases": [], "opcode": "0x0f804000", "mask": "0xffc0f400", "class": "ASIMDELEM", "feature_set": "FP_16_V8_2A", "description": "AdvSIMD vector x indexed element", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em16", "class": "SIMD_ELEMENT", "qualifiers": [ "S_H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 3003 }, { "mnemonic": "fmlal2", "aliases": [], "opcode": "0x2f808000", "mask": "0xffc0f400", "class": "ASIMDELEM", "feature_set": "FP_16_V8_2A", "description": "AdvSIMD vector x indexed element", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em16", "class": "SIMD_ELEMENT", "qualifiers": [ "S_H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 3004 }, { "mnemonic": "fmlsl2", "aliases": [], "opcode": "0x2f80c000", "mask": "0xffc0f400", "class": "ASIMDELEM", "feature_set": "FP_16_V8_2A", "description": "AdvSIMD vector x indexed element", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_2H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em16", "class": "SIMD_ELEMENT", "qualifiers": [ "S_H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 3005 }, { "mnemonic": "fmlal", "aliases": [], "opcode": "0x4f800000", "mask": "0xffc0f400", "class": "ASIMDELEM", "feature_set": "FP_16_V8_2A", "description": "AdvSIMD vector x indexed element", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em16", "class": "SIMD_ELEMENT", "qualifiers": [ "S_H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 3006 }, { "mnemonic": "fmlsl", "aliases": [], "opcode": "0x4f804000", "mask": "0xffc0f400", "class": "ASIMDELEM", "feature_set": "FP_16_V8_2A", "description": "AdvSIMD vector x indexed element", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em16", "class": "SIMD_ELEMENT", "qualifiers": [ "S_H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 3007 }, { "mnemonic": "fmlal2", "aliases": [], "opcode": "0x6f808000", "mask": "0xffc0f400", "class": "ASIMDELEM", "feature_set": "FP_16_V8_2A", "description": "AdvSIMD vector x indexed element", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em16", "class": "SIMD_ELEMENT", "qualifiers": [ "S_H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 3008 }, { "mnemonic": "fmlsl2", "aliases": [], "opcode": "0x6f80c000", "mask": "0xffc0f400", "class": "ASIMDELEM", "feature_set": "FP_16_V8_2A", "description": "AdvSIMD vector x indexed element", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em16", "class": "SIMD_ELEMENT", "qualifiers": [ "S_H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 3009 }, { "mnemonic": "rmif", "aliases": [], "opcode": "0xba000400", "mask": "0xffe07c10", "class": "IC_SYSTEM", "feature_set": "FLAGM", "description": "System instructions", "operands": [ { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "IMM_2", "class": "IMMEDIATE", "qualifiers": [ "imm_0_63" ], "bit_fields": [ "imm6_15:15:6" ] }, { "kind": "MASK", "class": "IMMEDIATE", "qualifiers": [ "imm_0_15" ], "bit_fields": [ "imm4_0:0:4" ] } ], "flags": "", "index": 3010 }, { "mnemonic": "setf8", "aliases": [], "opcode": "0x3a00080d", "mask": "0xfffffc1f", "class": "IC_SYSTEM", "feature_set": "FLAGM", "description": "System instructions", "operands": [ { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SF_FIELD", "index": 3011 }, { "mnemonic": "setf16", "aliases": [], "opcode": "0x3a00480d", "mask": "0xfffffc1f", "class": "IC_SYSTEM", "feature_set": "FLAGM", "description": "System instructions", "operands": [ { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SF_FIELD", "index": 3012 }, { "mnemonic": "stlurb", "aliases": [], "opcode": "0x19000000", "mask": "0xffe00c00", "class": "LDST_UNSCALED", "feature_set": "RCPC2", "description": "Load/store register (unscaled immediate)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_OFFSET", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "imm9:12:9", "index:11:1" ] } ], "flags": "", "index": 3013 }, { "mnemonic": "ldapurb", "aliases": [], "opcode": "0x19400000", "mask": "0xffe00c00", "class": "LDST_UNSCALED", "feature_set": "RCPC2", "description": "Load/store register (unscaled immediate)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_OFFSET", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "imm9:12:9", "index:11:1" ] } ], "flags": "", "index": 3014 }, { "mnemonic": "ldapursb", "aliases": [], "opcode": "0x19c00000", "mask": "0xffe00c00", "class": "LDST_UNSCALED", "feature_set": "RCPC2", "description": "Load/store register (unscaled immediate)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_OFFSET", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "imm9:12:9", "index:11:1" ] } ], "flags": "", "index": 3015 }, { "mnemonic": "ldapursb", "aliases": [], "opcode": "0x19800000", "mask": "0xffe00c00", "class": "LDST_UNSCALED", "feature_set": "RCPC2", "description": "Load/store register (unscaled immediate)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_OFFSET", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "imm9:12:9", "index:11:1" ] } ], "flags": "", "index": 3016 }, { "mnemonic": "stlurh", "aliases": [], "opcode": "0x59000000", "mask": "0xffe00c00", "class": "LDST_UNSCALED", "feature_set": "RCPC2", "description": "Load/store register (unscaled immediate)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_OFFSET", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "imm9:12:9", "index:11:1" ] } ], "flags": "", "index": 3017 }, { "mnemonic": "ldapurh", "aliases": [], "opcode": "0x59400000", "mask": "0xffe00c00", "class": "LDST_UNSCALED", "feature_set": "RCPC2", "description": "Load/store register (unscaled immediate)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_OFFSET", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "imm9:12:9", "index:11:1" ] } ], "flags": "", "index": 3018 }, { "mnemonic": "ldapursh", "aliases": [], "opcode": "0x59c00000", "mask": "0xffe00c00", "class": "LDST_UNSCALED", "feature_set": "RCPC2", "description": "Load/store register (unscaled immediate)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_OFFSET", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "imm9:12:9", "index:11:1" ] } ], "flags": "", "index": 3019 }, { "mnemonic": "ldapursh", "aliases": [], "opcode": "0x59800000", "mask": "0xffe00c00", "class": "LDST_UNSCALED", "feature_set": "RCPC2", "description": "Load/store register (unscaled immediate)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_OFFSET", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "imm9:12:9", "index:11:1" ] } ], "flags": "", "index": 3020 }, { "mnemonic": "stlur", "aliases": [], "opcode": "0x99000000", "mask": "0xffe00c00", "class": "LDST_UNSCALED", "feature_set": "RCPC2", "description": "Load/store register (unscaled immediate)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_OFFSET", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "imm9:12:9", "index:11:1" ] } ], "flags": "", "index": 3021 }, { "mnemonic": "ldapur", "aliases": [], "opcode": "0x99400000", "mask": "0xffe00c00", "class": "LDST_UNSCALED", "feature_set": "RCPC2", "description": "Load/store register (unscaled immediate)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "W" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_OFFSET", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "imm9:12:9", "index:11:1" ] } ], "flags": "", "index": 3022 }, { "mnemonic": "ldapursw", "aliases": [], "opcode": "0x99800000", "mask": "0xffe00c00", "class": "LDST_UNSCALED", "feature_set": "RCPC2", "description": "Load/store register (unscaled immediate)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_OFFSET", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "imm9:12:9", "index:11:1" ] } ], "flags": "", "index": 3023 }, { "mnemonic": "stlur", "aliases": [], "opcode": "0xd9000000", "mask": "0xffe00c00", "class": "LDST_UNSCALED", "feature_set": "RCPC2", "description": "Load/store register (unscaled immediate)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_OFFSET", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "imm9:12:9", "index:11:1" ] } ], "flags": "", "index": 3024 }, { "mnemonic": "ldapur", "aliases": [], "opcode": "0xd9400000", "mask": "0xffe00c00", "class": "LDST_UNSCALED", "feature_set": "RCPC2", "description": "Load/store register (unscaled immediate)", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_OFFSET", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "imm9:12:9", "index:11:1" ] } ], "flags": "", "index": 3025 }, { "mnemonic": "smmla", "aliases": [], "opcode": "0x45009800", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "I8MM_SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 3026 }, { "mnemonic": "ummla", "aliases": [], "opcode": "0x45c09800", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "I8MM_SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 3027 }, { "mnemonic": "usmmla", "aliases": [], "opcode": "0x45809800", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "I8MM_SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 3028 }, { "mnemonic": "usdot", "aliases": [], "opcode": "0x44807800", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "I8MM_SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 3029 }, { "mnemonic": "usdot", "aliases": [], "opcode": "0x44a01800", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "I8MM_SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_INDEX", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 3030 }, { "mnemonic": "sudot", "aliases": [], "opcode": "0x44a01c00", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "I8MM_SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_INDEX", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 3031 }, { "mnemonic": "fmmla", "aliases": [], "opcode": "0x64a0e400", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "F32MM_SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 3032 }, { "mnemonic": "fmmla", "aliases": [], "opcode": "0x64e0e400", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "F64MM_SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 3033 }, { "mnemonic": "ld1rob", "aliases": [], "opcode": "0xa4200000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "F64MM_SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 3034 }, { "mnemonic": "ld1roh", "aliases": [], "opcode": "0xa4a00000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "F64MM_SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX_LSL1", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 3035 }, { "mnemonic": "ld1row", "aliases": [], "opcode": "0xa5200000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "F64MM_SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX_LSL2", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 3036 }, { "mnemonic": "ld1rod", "aliases": [], "opcode": "0xa5a00000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "F64MM_SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RX_LSL3", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 3037 }, { "mnemonic": "ld1rob", "aliases": [], "opcode": "0xa4202000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "F64MM_SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x32", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 3038 }, { "mnemonic": "ld1roh", "aliases": [], "opcode": "0xa4a02000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "F64MM_SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x32", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 3039 }, { "mnemonic": "ld1row", "aliases": [], "opcode": "0xa5202000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "F64MM_SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x32", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 3040 }, { "mnemonic": "ld1rod", "aliases": [], "opcode": "0xa5a02000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "F64MM_SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_ZtxN", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x32", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_OPCODE_DEPENDENT_FIELD_1|HAS_OPCODE_DEPENDENT_FIELD_3|HAS_OPCODE_DEPENDENT_FIELD_5|HAS_OPCODE_DEPENDENT_FIELD_7", "index": 3041 }, { "mnemonic": "zip1", "aliases": [], "opcode": "0x05a00000", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "F64MM_SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_Q" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_Q" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_Q" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 3042 }, { "mnemonic": "zip2", "aliases": [], "opcode": "0x05a00400", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "F64MM_SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_Q" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_Q" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_Q" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 3043 }, { "mnemonic": "uzp1", "aliases": [], "opcode": "0x05a00800", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "F64MM_SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_Q" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_Q" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_Q" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 3044 }, { "mnemonic": "uzp2", "aliases": [], "opcode": "0x05a00c00", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "F64MM_SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_Q" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_Q" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_Q" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 3045 }, { "mnemonic": "trn1", "aliases": [], "opcode": "0x05a01800", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "F64MM_SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_Q" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_Q" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_Q" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 3046 }, { "mnemonic": "trn2", "aliases": [], "opcode": "0x05a01c00", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "F64MM_SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_Q" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_Q" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_Q" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 3047 }, { "mnemonic": "smmla", "aliases": [], "opcode": "0x4e80a400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "I8MM", "description": "Misc. instructions", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_16B" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_16B" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 3048 }, { "mnemonic": "ummla", "aliases": [], "opcode": "0x6e80a400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "I8MM", "description": "Misc. instructions", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_16B" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_16B" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 3049 }, { "mnemonic": "usmmla", "aliases": [], "opcode": "0x4e80ac00", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "I8MM", "description": "Misc. instructions", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_16B" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_16B" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 3050 }, { "mnemonic": "usdot", "aliases": [], "opcode": "0x0e809c00", "mask": "0xbfe0fc00", "class": "AARCH64_MISC", "feature_set": "I8MM", "description": "Misc. instructions", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 3051 }, { "mnemonic": "usdot", "aliases": [], "opcode": "0x0f80f000", "mask": "0xbfc0f400", "class": "DOTPRODUCT", "feature_set": "I8MM", "description": "SIMD Dot Product (optional in v8.2-A)", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em", "class": "SIMD_ELEMENT", "qualifiers": [ "S_4B", "S_4B" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 3052 }, { "mnemonic": "sudot", "aliases": [], "opcode": "0x0f00f000", "mask": "0xbfc0f400", "class": "DOTPRODUCT", "feature_set": "I8MM", "description": "SIMD Dot Product (optional in v8.2-A)", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8B", "V_16B" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em", "class": "SIMD_ELEMENT", "qualifiers": [ "S_4B", "S_4B" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 3053 }, { "mnemonic": "bfdot", "aliases": [], "opcode": "0x64608000", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "BFLOAT16_SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 3054 }, { "mnemonic": "bfdot", "aliases": [], "opcode": "0x64604000", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "BFLOAT16_SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_INDEX", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 3055 }, { "mnemonic": "bfmmla", "aliases": [], "opcode": "0x6460e400", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "BFLOAT16_SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 3056 }, { "mnemonic": "bfcvt", "aliases": [], "opcode": "0x658aa000", "mask": "0xffffe000", "class": "SVE_MISC", "feature_set": "BFLOAT16_SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 3057 }, { "mnemonic": "bfcvtnt", "aliases": [], "opcode": "0x648aa000", "mask": "0xffffe000", "class": "SVE_MISC", "feature_set": "BFLOAT16_SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "", "index": 3058 }, { "mnemonic": "bfmlalt", "aliases": [], "opcode": "0x64e08400", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "BFLOAT16_SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 3059 }, { "mnemonic": "bfmlalb", "aliases": [], "opcode": "0x64e08000", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "BFLOAT16_SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 3060 }, { "mnemonic": "bfmlalt", "aliases": [], "opcode": "0x64e04400", "mask": "0xffe0f400", "class": "SVE_MISC", "feature_set": "BFLOAT16_SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_11_INDEX", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_i3h2:19:2", "SVE_i3l:11:1", "SVE_imm3:16:3" ] } ], "flags": "", "index": 3061 }, { "mnemonic": "bfmlalb", "aliases": [], "opcode": "0x64e04000", "mask": "0xffe0f400", "class": "SVE_MISC", "feature_set": "BFLOAT16_SVE", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_11_INDEX", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_i3h2:19:2", "SVE_i3l:11:1", "SVE_imm3:16:3" ] } ], "flags": "", "index": 3062 }, { "mnemonic": "bfdot", "aliases": [], "opcode": "0x2e40fc00", "mask": "0xbfe0fc00", "class": "BFLOAT16", "feature_set": "BFLOAT16", "description": "BFloat Advanced SIMD instructions", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 3063 }, { "mnemonic": "bfdot", "aliases": [], "opcode": "0x0f40f000", "mask": "0xbfc0f400", "class": "DOTPRODUCT", "feature_set": "BFLOAT16", "description": "SIMD Dot Product (optional in v8.2-A)", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_2S", "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4H", "V_8H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em", "class": "SIMD_ELEMENT", "qualifiers": [ "S_2H", "S_2H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 3064 }, { "mnemonic": "bfmmla", "aliases": [], "opcode": "0x6e40ec00", "mask": "0xffe0fc00", "class": "BFLOAT16", "feature_set": "BFLOAT16", "description": "BFloat Advanced SIMD instructions", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SIZEQ_FIELD", "index": 3065 }, { "mnemonic": "bfcvtn", "aliases": [], "opcode": "0x0ea16800", "mask": "0xfffffc00", "class": "BFLOAT16", "feature_set": "BFLOAT16", "description": "BFloat Advanced SIMD instructions", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3066 }, { "mnemonic": "bfcvtn2", "aliases": [], "opcode": "0x4ea16800", "mask": "0xfffffc00", "class": "BFLOAT16", "feature_set": "BFLOAT16", "description": "BFloat Advanced SIMD instructions", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3067 }, { "mnemonic": "bfcvt", "aliases": [], "opcode": "0x1e634000", "mask": "0xfffffc00", "class": "BFLOAT16", "feature_set": "BFLOAT16", "description": "BFloat Advanced SIMD instructions", "operands": [ { "kind": "Fd", "class": "FP_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Fn", "class": "FP_REG", "qualifiers": [ "S_S" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3068 }, { "mnemonic": "bfmlalt", "aliases": [], "opcode": "0x6ec0fc00", "mask": "0xffe0fc00", "class": "BFLOAT16", "feature_set": "BFLOAT16", "description": "BFloat Advanced SIMD instructions", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 3069 }, { "mnemonic": "bfmlalb", "aliases": [], "opcode": "0x2ec0fc00", "mask": "0xffe0fc00", "class": "BFLOAT16", "feature_set": "BFLOAT16", "description": "BFloat Advanced SIMD instructions", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Vm", "class": "SIMD_REG", "qualifiers": [ "V_8H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 3070 }, { "mnemonic": "bfmlalt", "aliases": [], "opcode": "0x4fc0f000", "mask": "0xffc0f400", "class": "BFLOAT16", "feature_set": "BFLOAT16", "description": "BFloat Advanced SIMD instructions", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em16", "class": "SIMD_ELEMENT", "qualifiers": [ "S_H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 3071 }, { "mnemonic": "bfmlalb", "aliases": [], "opcode": "0x0fc0f000", "mask": "0xffc0f400", "class": "BFLOAT16", "feature_set": "BFLOAT16", "description": "BFloat Advanced SIMD instructions", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_4S" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Vn", "class": "SIMD_REG", "qualifiers": [ "V_8H" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Em16", "class": "SIMD_ELEMENT", "qualifiers": [ "S_H" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 3072 }, { "mnemonic": "cpyfp", "aliases": [], "opcode": "0x19000400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "RESTRICTED_NEXT_INSN_SET", "index": 3073 }, { "mnemonic": "cpyfm", "aliases": [], "opcode": "0x19400400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3074 }, { "mnemonic": "cpyfe", "aliases": [], "opcode": "0x19800400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3075 }, { "mnemonic": "cpyfpwn", "aliases": [], "opcode": "0x19004400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "RESTRICTED_NEXT_INSN_SET", "index": 3076 }, { "mnemonic": "cpyfmwn", "aliases": [], "opcode": "0x19404400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3077 }, { "mnemonic": "cpyfewn", "aliases": [], "opcode": "0x19804400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3078 }, { "mnemonic": "cpyfprn", "aliases": [], "opcode": "0x19008400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "RESTRICTED_NEXT_INSN_SET", "index": 3079 }, { "mnemonic": "cpyfmrn", "aliases": [], "opcode": "0x19408400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3080 }, { "mnemonic": "cpyfern", "aliases": [], "opcode": "0x19808400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3081 }, { "mnemonic": "cpyfpn", "aliases": [], "opcode": "0x1900c400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "RESTRICTED_NEXT_INSN_SET", "index": 3082 }, { "mnemonic": "cpyfmn", "aliases": [], "opcode": "0x1940c400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3083 }, { "mnemonic": "cpyfen", "aliases": [], "opcode": "0x1980c400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3084 }, { "mnemonic": "cpyfpwt", "aliases": [], "opcode": "0x19001400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "RESTRICTED_NEXT_INSN_SET", "index": 3085 }, { "mnemonic": "cpyfmwt", "aliases": [], "opcode": "0x19401400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3086 }, { "mnemonic": "cpyfewt", "aliases": [], "opcode": "0x19801400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3087 }, { "mnemonic": "cpyfpwtwn", "aliases": [], "opcode": "0x19005400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "RESTRICTED_NEXT_INSN_SET", "index": 3088 }, { "mnemonic": "cpyfmwtwn", "aliases": [], "opcode": "0x19405400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3089 }, { "mnemonic": "cpyfewtwn", "aliases": [], "opcode": "0x19805400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3090 }, { "mnemonic": "cpyfpwtrn", "aliases": [], "opcode": "0x19009400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "RESTRICTED_NEXT_INSN_SET", "index": 3091 }, { "mnemonic": "cpyfmwtrn", "aliases": [], "opcode": "0x19409400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3092 }, { "mnemonic": "cpyfewtrn", "aliases": [], "opcode": "0x19809400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3093 }, { "mnemonic": "cpyfpwtn", "aliases": [], "opcode": "0x1900d400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "RESTRICTED_NEXT_INSN_SET", "index": 3094 }, { "mnemonic": "cpyfmwtn", "aliases": [], "opcode": "0x1940d400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3095 }, { "mnemonic": "cpyfewtn", "aliases": [], "opcode": "0x1980d400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3096 }, { "mnemonic": "cpyfprt", "aliases": [], "opcode": "0x19002400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "RESTRICTED_NEXT_INSN_SET", "index": 3097 }, { "mnemonic": "cpyfmrt", "aliases": [], "opcode": "0x19402400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3098 }, { "mnemonic": "cpyfert", "aliases": [], "opcode": "0x19802400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3099 }, { "mnemonic": "cpyfprtwn", "aliases": [], "opcode": "0x19006400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "RESTRICTED_NEXT_INSN_SET", "index": 3100 }, { "mnemonic": "cpyfmrtwn", "aliases": [], "opcode": "0x19406400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3101 }, { "mnemonic": "cpyfertwn", "aliases": [], "opcode": "0x19806400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3102 }, { "mnemonic": "cpyfprtrn", "aliases": [], "opcode": "0x1900a400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "RESTRICTED_NEXT_INSN_SET", "index": 3103 }, { "mnemonic": "cpyfmrtrn", "aliases": [], "opcode": "0x1940a400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3104 }, { "mnemonic": "cpyfertrn", "aliases": [], "opcode": "0x1980a400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3105 }, { "mnemonic": "cpyfprtn", "aliases": [], "opcode": "0x1900e400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "RESTRICTED_NEXT_INSN_SET", "index": 3106 }, { "mnemonic": "cpyfmrtn", "aliases": [], "opcode": "0x1940e400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3107 }, { "mnemonic": "cpyfertn", "aliases": [], "opcode": "0x1980e400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3108 }, { "mnemonic": "cpyfpt", "aliases": [], "opcode": "0x19003400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "RESTRICTED_NEXT_INSN_SET", "index": 3109 }, { "mnemonic": "cpyfmt", "aliases": [], "opcode": "0x19403400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3110 }, { "mnemonic": "cpyfet", "aliases": [], "opcode": "0x19803400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3111 }, { "mnemonic": "cpyfptwn", "aliases": [], "opcode": "0x19007400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "RESTRICTED_NEXT_INSN_SET", "index": 3112 }, { "mnemonic": "cpyfmtwn", "aliases": [], "opcode": "0x19407400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3113 }, { "mnemonic": "cpyfetwn", "aliases": [], "opcode": "0x19807400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3114 }, { "mnemonic": "cpyfptrn", "aliases": [], "opcode": "0x1900b400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "RESTRICTED_NEXT_INSN_SET", "index": 3115 }, { "mnemonic": "cpyfmtrn", "aliases": [], "opcode": "0x1940b400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3116 }, { "mnemonic": "cpyfetrn", "aliases": [], "opcode": "0x1980b400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3117 }, { "mnemonic": "cpyfptn", "aliases": [], "opcode": "0x1900f400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "RESTRICTED_NEXT_INSN_SET", "index": 3118 }, { "mnemonic": "cpyfmtn", "aliases": [], "opcode": "0x1940f400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3119 }, { "mnemonic": "cpyfetn", "aliases": [], "opcode": "0x1980f400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3120 }, { "mnemonic": "cpyp", "aliases": [], "opcode": "0x1d000400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "RESTRICTED_NEXT_INSN_SET", "index": 3121 }, { "mnemonic": "cpym", "aliases": [], "opcode": "0x1d400400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3122 }, { "mnemonic": "cpye", "aliases": [], "opcode": "0x1d800400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3123 }, { "mnemonic": "cpypwn", "aliases": [], "opcode": "0x1d004400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "RESTRICTED_NEXT_INSN_SET", "index": 3124 }, { "mnemonic": "cpymwn", "aliases": [], "opcode": "0x1d404400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3125 }, { "mnemonic": "cpyewn", "aliases": [], "opcode": "0x1d804400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3126 }, { "mnemonic": "cpyprn", "aliases": [], "opcode": "0x1d008400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "RESTRICTED_NEXT_INSN_SET", "index": 3127 }, { "mnemonic": "cpymrn", "aliases": [], "opcode": "0x1d408400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3128 }, { "mnemonic": "cpyern", "aliases": [], "opcode": "0x1d808400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3129 }, { "mnemonic": "cpypn", "aliases": [], "opcode": "0x1d00c400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "RESTRICTED_NEXT_INSN_SET", "index": 3130 }, { "mnemonic": "cpymn", "aliases": [], "opcode": "0x1d40c400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3131 }, { "mnemonic": "cpyen", "aliases": [], "opcode": "0x1d80c400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3132 }, { "mnemonic": "cpypwt", "aliases": [], "opcode": "0x1d001400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "RESTRICTED_NEXT_INSN_SET", "index": 3133 }, { "mnemonic": "cpymwt", "aliases": [], "opcode": "0x1d401400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3134 }, { "mnemonic": "cpyewt", "aliases": [], "opcode": "0x1d801400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3135 }, { "mnemonic": "cpypwtwn", "aliases": [], "opcode": "0x1d005400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "RESTRICTED_NEXT_INSN_SET", "index": 3136 }, { "mnemonic": "cpymwtwn", "aliases": [], "opcode": "0x1d405400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3137 }, { "mnemonic": "cpyewtwn", "aliases": [], "opcode": "0x1d805400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3138 }, { "mnemonic": "cpypwtrn", "aliases": [], "opcode": "0x1d009400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "RESTRICTED_NEXT_INSN_SET", "index": 3139 }, { "mnemonic": "cpymwtrn", "aliases": [], "opcode": "0x1d409400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3140 }, { "mnemonic": "cpyewtrn", "aliases": [], "opcode": "0x1d809400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3141 }, { "mnemonic": "cpypwtn", "aliases": [], "opcode": "0x1d00d400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "RESTRICTED_NEXT_INSN_SET", "index": 3142 }, { "mnemonic": "cpymwtn", "aliases": [], "opcode": "0x1d40d400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3143 }, { "mnemonic": "cpyewtn", "aliases": [], "opcode": "0x1d80d400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3144 }, { "mnemonic": "cpyprt", "aliases": [], "opcode": "0x1d002400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "RESTRICTED_NEXT_INSN_SET", "index": 3145 }, { "mnemonic": "cpymrt", "aliases": [], "opcode": "0x1d402400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3146 }, { "mnemonic": "cpyert", "aliases": [], "opcode": "0x1d802400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3147 }, { "mnemonic": "cpyprtwn", "aliases": [], "opcode": "0x1d006400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "RESTRICTED_NEXT_INSN_SET", "index": 3148 }, { "mnemonic": "cpymrtwn", "aliases": [], "opcode": "0x1d406400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3149 }, { "mnemonic": "cpyertwn", "aliases": [], "opcode": "0x1d806400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3150 }, { "mnemonic": "cpyprtrn", "aliases": [], "opcode": "0x1d00a400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "RESTRICTED_NEXT_INSN_SET", "index": 3151 }, { "mnemonic": "cpymrtrn", "aliases": [], "opcode": "0x1d40a400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3152 }, { "mnemonic": "cpyertrn", "aliases": [], "opcode": "0x1d80a400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3153 }, { "mnemonic": "cpyprtn", "aliases": [], "opcode": "0x1d00e400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "RESTRICTED_NEXT_INSN_SET", "index": 3154 }, { "mnemonic": "cpymrtn", "aliases": [], "opcode": "0x1d40e400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3155 }, { "mnemonic": "cpyertn", "aliases": [], "opcode": "0x1d80e400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3156 }, { "mnemonic": "cpypt", "aliases": [], "opcode": "0x1d003400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "RESTRICTED_NEXT_INSN_SET", "index": 3157 }, { "mnemonic": "cpymt", "aliases": [], "opcode": "0x1d403400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3158 }, { "mnemonic": "cpyet", "aliases": [], "opcode": "0x1d803400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3159 }, { "mnemonic": "cpyptwn", "aliases": [], "opcode": "0x1d007400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "RESTRICTED_NEXT_INSN_SET", "index": 3160 }, { "mnemonic": "cpymtwn", "aliases": [], "opcode": "0x1d407400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3161 }, { "mnemonic": "cpyetwn", "aliases": [], "opcode": "0x1d807400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3162 }, { "mnemonic": "cpyptrn", "aliases": [], "opcode": "0x1d00b400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "RESTRICTED_NEXT_INSN_SET", "index": 3163 }, { "mnemonic": "cpymtrn", "aliases": [], "opcode": "0x1d40b400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3164 }, { "mnemonic": "cpyetrn", "aliases": [], "opcode": "0x1d80b400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3165 }, { "mnemonic": "cpyptn", "aliases": [], "opcode": "0x1d00f400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "RESTRICTED_NEXT_INSN_SET", "index": 3166 }, { "mnemonic": "cpymtn", "aliases": [], "opcode": "0x1d40f400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3167 }, { "mnemonic": "cpyetn", "aliases": [], "opcode": "0x1d80f400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_ADDR_Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3168 }, { "mnemonic": "setp", "aliases": [], "opcode": "0x19c00400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "RESTRICTED_NEXT_INSN_SET", "index": 3169 }, { "mnemonic": "setm", "aliases": [], "opcode": "0x19c04400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 3170 }, { "mnemonic": "sete", "aliases": [], "opcode": "0x19c08400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 3171 }, { "mnemonic": "setpt", "aliases": [], "opcode": "0x19c01400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "RESTRICTED_NEXT_INSN_SET", "index": 3172 }, { "mnemonic": "setmt", "aliases": [], "opcode": "0x19c05400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 3173 }, { "mnemonic": "setet", "aliases": [], "opcode": "0x19c09400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 3174 }, { "mnemonic": "setpn", "aliases": [], "opcode": "0x19c02400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "RESTRICTED_NEXT_INSN_SET", "index": 3175 }, { "mnemonic": "setmn", "aliases": [], "opcode": "0x19c06400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 3176 }, { "mnemonic": "seten", "aliases": [], "opcode": "0x19c0a400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 3177 }, { "mnemonic": "setptn", "aliases": [], "opcode": "0x19c03400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "RESTRICTED_NEXT_INSN_SET", "index": 3178 }, { "mnemonic": "setmtn", "aliases": [], "opcode": "0x19c07400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 3179 }, { "mnemonic": "setetn", "aliases": [], "opcode": "0x19c0b400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 3180 }, { "mnemonic": "setgp", "aliases": [], "opcode": "0x1dc00400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS_MEMTAG", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "RESTRICTED_NEXT_INSN_SET", "index": 3181 }, { "mnemonic": "setgm", "aliases": [], "opcode": "0x1dc04400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS_MEMTAG", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 3182 }, { "mnemonic": "setge", "aliases": [], "opcode": "0x1dc08400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS_MEMTAG", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 3183 }, { "mnemonic": "setgpt", "aliases": [], "opcode": "0x1dc01400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS_MEMTAG", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "RESTRICTED_NEXT_INSN_SET", "index": 3184 }, { "mnemonic": "setgmt", "aliases": [], "opcode": "0x1dc05400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS_MEMTAG", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 3185 }, { "mnemonic": "setget", "aliases": [], "opcode": "0x1dc09400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS_MEMTAG", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 3186 }, { "mnemonic": "setgpn", "aliases": [], "opcode": "0x1dc02400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS_MEMTAG", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "RESTRICTED_NEXT_INSN_SET", "index": 3187 }, { "mnemonic": "setgmn", "aliases": [], "opcode": "0x1dc06400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS_MEMTAG", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 3188 }, { "mnemonic": "setgen", "aliases": [], "opcode": "0x1dc0a400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS_MEMTAG", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 3189 }, { "mnemonic": "setgptn", "aliases": [], "opcode": "0x1dc03400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS_MEMTAG", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "RESTRICTED_NEXT_INSN_SET", "index": 3190 }, { "mnemonic": "setgmtn", "aliases": [], "opcode": "0x1dc07400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS_MEMTAG", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 3191 }, { "mnemonic": "setgetn", "aliases": [], "opcode": "0x1dc0b400", "mask": "0xffe0fc00", "class": "AARCH64_MISC", "feature_set": "MOPS_MEMTAG", "description": "Misc. instructions", "operands": [ { "kind": "MOPS_ADDR_Rd", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "MOPS_WB_Rn", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "", "index": 3192 }, { "mnemonic": "bc.", "aliases": [], "opcode": "0x54000010", "mask": "0xff000010", "class": "CONDBRANCH", "feature_set": "HBC", "description": "Conditional branch (immediate)", "operands": [ { "kind": "ADDR_PCREL19", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "imm19:5:19", "cond:0:4" ] } ], "flags": "IS_COND", "index": 3193 }, { "mnemonic": "smax", "aliases": [], "opcode": "0x11c00000", "mask": "0x7ffc0000", "class": "CSSC", "feature_set": "CSSC", "description": "Common Short Sequence Compression", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "CSSC_SIMM8", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "CSSC_imm8:10:8" ] } ], "flags": "HAS_SF_FIELD", "index": 3194 }, { "mnemonic": "umax", "aliases": [], "opcode": "0x11c40000", "mask": "0x7ffc0000", "class": "CSSC", "feature_set": "CSSC", "description": "Common Short Sequence Compression", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "CSSC_UIMM8", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "CSSC_imm8:10:8" ] } ], "flags": "HAS_SF_FIELD", "index": 3195 }, { "mnemonic": "smin", "aliases": [], "opcode": "0x11c80000", "mask": "0x7ffc0000", "class": "CSSC", "feature_set": "CSSC", "description": "Common Short Sequence Compression", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "CSSC_SIMM8", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "CSSC_imm8:10:8" ] } ], "flags": "HAS_SF_FIELD", "index": 3196 }, { "mnemonic": "umin", "aliases": [], "opcode": "0x11cc0000", "mask": "0x7ffc0000", "class": "CSSC", "feature_set": "CSSC", "description": "Common Short Sequence Compression", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "CSSC_UIMM8", "class": "IMMEDIATE", "qualifiers": [], "bit_fields": [ "CSSC_imm8:10:8" ] } ], "flags": "HAS_SF_FIELD", "index": 3197 }, { "mnemonic": "abs", "aliases": [], "opcode": "0x5ac02000", "mask": "0x7ffffc00", "class": "CSSC", "feature_set": "CSSC", "description": "Common Short Sequence Compression", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SF_FIELD", "index": 3198 }, { "mnemonic": "cnt", "aliases": [], "opcode": "0x5ac01c00", "mask": "0x7ffffc00", "class": "CSSC", "feature_set": "CSSC", "description": "Common Short Sequence Compression", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SF_FIELD", "index": 3199 }, { "mnemonic": "ctz", "aliases": [], "opcode": "0x5ac01800", "mask": "0x7ffffc00", "class": "CSSC", "feature_set": "CSSC", "description": "Common Short Sequence Compression", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] } ], "flags": "HAS_SF_FIELD", "index": 3200 }, { "mnemonic": "smax", "aliases": [], "opcode": "0x1ac06000", "mask": "0x7fe0fc00", "class": "CSSC", "feature_set": "CSSC", "description": "Common Short Sequence Compression", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SF_FIELD", "index": 3201 }, { "mnemonic": "umax", "aliases": [], "opcode": "0x1ac06400", "mask": "0x7fe0fc00", "class": "CSSC", "feature_set": "CSSC", "description": "Common Short Sequence Compression", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SF_FIELD", "index": 3202 }, { "mnemonic": "smin", "aliases": [], "opcode": "0x1ac06800", "mask": "0x7fe0fc00", "class": "CSSC", "feature_set": "CSSC", "description": "Common Short Sequence Compression", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SF_FIELD", "index": 3203 }, { "mnemonic": "umin", "aliases": [], "opcode": "0x1ac06c00", "mask": "0x7fe0fc00", "class": "CSSC", "feature_set": "CSSC", "description": "Common Short Sequence Compression", "operands": [ { "kind": "Rd", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "Rn", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rn:5:5" ] }, { "kind": "Rm", "class": "INT_REG", "qualifiers": [ "W", "X" ], "bit_fields": [ "Rm:16:5" ] } ], "flags": "HAS_SF_FIELD", "index": 3204 }, { "mnemonic": "clrbhb", "aliases": [ 1288, 1287, 1286, 1285, 1284, 1283, 1282, 1281, 1261, 1241, 1240, 1239, 1238, 1237, 1236, 1235, 1234, 1233, 1231, 1230, 1229, 1228, 1227, 1226, 1225, 1224, 1223 ], "opcode": "0xd50322df", "mask": "0xffffffff", "class": "IC_SYSTEM", "feature_set": "V8", "description": "System instructions", "operands": [], "flags": "IS_ALIAS", "index": 3205 }, { "mnemonic": "trcit", "aliases": [ 1274, 1273, 1272, 1271, 1267, 1266, 1265, 1264, 1262 ], "opcode": "0xd50b72e0", "mask": "0xffffffe0", "class": "IC_SYSTEM", "feature_set": "ITE", "description": "System instructions", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] } ], "flags": "IS_ALIAS", "index": 3206 }, { "mnemonic": "rcwcas", "aliases": [], "opcode": "0x19200800", "mask": "0xffe0fc00", "class": "THE", "feature_set": "THE", "description": "THE instructions", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3207 }, { "mnemonic": "rcwcasa", "aliases": [], "opcode": "0x19a00800", "mask": "0xffe0fc00", "class": "THE", "feature_set": "THE", "description": "THE instructions", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3208 }, { "mnemonic": "rcwcasal", "aliases": [], "opcode": "0x19e00800", "mask": "0xffe0fc00", "class": "THE", "feature_set": "THE", "description": "THE instructions", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3209 }, { "mnemonic": "rcwcasl", "aliases": [], "opcode": "0x19600800", "mask": "0xffe0fc00", "class": "THE", "feature_set": "THE", "description": "THE instructions", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3210 }, { "mnemonic": "rcwcasp", "aliases": [], "opcode": "0x19200c00", "mask": "0xffe0fc00", "class": "THE", "feature_set": "D128_THE", "description": "THE instructions", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "PAIRREG", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "PAIRREG", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3211 }, { "mnemonic": "rcwcaspa", "aliases": [], "opcode": "0x19a00c00", "mask": "0xffe0fc00", "class": "THE", "feature_set": "D128_THE", "description": "THE instructions", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "PAIRREG", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "PAIRREG", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3212 }, { "mnemonic": "rcwcaspal", "aliases": [], "opcode": "0x19e00c00", "mask": "0xffe0fc00", "class": "THE", "feature_set": "D128_THE", "description": "THE instructions", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "PAIRREG", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "PAIRREG", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3213 }, { "mnemonic": "rcwcaspl", "aliases": [], "opcode": "0x19600c00", "mask": "0xffe0fc00", "class": "THE", "feature_set": "D128_THE", "description": "THE instructions", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "PAIRREG", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "PAIRREG", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3214 }, { "mnemonic": "rcwscas", "aliases": [], "opcode": "0x59200800", "mask": "0xffe0fc00", "class": "THE", "feature_set": "THE", "description": "THE instructions", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3215 }, { "mnemonic": "rcwscasa", "aliases": [], "opcode": "0x59a00800", "mask": "0xffe0fc00", "class": "THE", "feature_set": "THE", "description": "THE instructions", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3216 }, { "mnemonic": "rcwscasal", "aliases": [], "opcode": "0x59e00800", "mask": "0xffe0fc00", "class": "THE", "feature_set": "THE", "description": "THE instructions", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3217 }, { "mnemonic": "rcwscasl", "aliases": [], "opcode": "0x59600800", "mask": "0xffe0fc00", "class": "THE", "feature_set": "THE", "description": "THE instructions", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3218 }, { "mnemonic": "rcwscasp", "aliases": [], "opcode": "0x59200c00", "mask": "0xffe0fc00", "class": "THE", "feature_set": "D128_THE", "description": "THE instructions", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "PAIRREG", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "PAIRREG", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3219 }, { "mnemonic": "rcwscaspa", "aliases": [], "opcode": "0x59a00c00", "mask": "0xffe0fc00", "class": "THE", "feature_set": "D128_THE", "description": "THE instructions", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "PAIRREG", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "PAIRREG", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3220 }, { "mnemonic": "rcwscaspal", "aliases": [], "opcode": "0x59e00c00", "mask": "0xffe0fc00", "class": "THE", "feature_set": "D128_THE", "description": "THE instructions", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "PAIRREG", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "PAIRREG", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3221 }, { "mnemonic": "rcwscaspl", "aliases": [], "opcode": "0x59600c00", "mask": "0xffe0fc00", "class": "THE", "feature_set": "D128_THE", "description": "THE instructions", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "PAIRREG", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "PAIRREG", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3222 }, { "mnemonic": "rcwclr", "aliases": [], "opcode": "0x38209000", "mask": "0xffe0fc00", "class": "THE", "feature_set": "THE", "description": "THE instructions", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3223 }, { "mnemonic": "rcwclra", "aliases": [], "opcode": "0x38a09000", "mask": "0xffe0fc00", "class": "THE", "feature_set": "THE", "description": "THE instructions", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3224 }, { "mnemonic": "rcwclral", "aliases": [], "opcode": "0x38e09000", "mask": "0xffe0fc00", "class": "THE", "feature_set": "THE", "description": "THE instructions", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3225 }, { "mnemonic": "rcwclrl", "aliases": [], "opcode": "0x38609000", "mask": "0xffe0fc00", "class": "THE", "feature_set": "THE", "description": "THE instructions", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3226 }, { "mnemonic": "rcwclrp", "aliases": [], "opcode": "0x19209000", "mask": "0xffe0fc00", "class": "THE", "feature_set": "D128_THE", "description": "THE instructions", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3227 }, { "mnemonic": "rcwclrpa", "aliases": [], "opcode": "0x19a09000", "mask": "0xffe0fc00", "class": "THE", "feature_set": "D128_THE", "description": "THE instructions", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3228 }, { "mnemonic": "rcwclrpal", "aliases": [], "opcode": "0x19e09000", "mask": "0xffe0fc00", "class": "THE", "feature_set": "D128_THE", "description": "THE instructions", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3229 }, { "mnemonic": "rcwclrpl", "aliases": [], "opcode": "0x19609000", "mask": "0xffe0fc00", "class": "THE", "feature_set": "D128_THE", "description": "THE instructions", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3230 }, { "mnemonic": "rcwsclr", "aliases": [], "opcode": "0x78209000", "mask": "0xffe0fc00", "class": "THE", "feature_set": "THE", "description": "THE instructions", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3231 }, { "mnemonic": "rcwsclra", "aliases": [], "opcode": "0x78a09000", "mask": "0xffe0fc00", "class": "THE", "feature_set": "THE", "description": "THE instructions", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3232 }, { "mnemonic": "rcwsclral", "aliases": [], "opcode": "0x78e09000", "mask": "0xffe0fc00", "class": "THE", "feature_set": "THE", "description": "THE instructions", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3233 }, { "mnemonic": "rcwsclrl", "aliases": [], "opcode": "0x78609000", "mask": "0xffe0fc00", "class": "THE", "feature_set": "THE", "description": "THE instructions", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3234 }, { "mnemonic": "rcwsclrp", "aliases": [], "opcode": "0x59209000", "mask": "0xffe0fc00", "class": "THE", "feature_set": "D128_THE", "description": "THE instructions", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3235 }, { "mnemonic": "rcwsclrpa", "aliases": [], "opcode": "0x59a09000", "mask": "0xffe0fc00", "class": "THE", "feature_set": "D128_THE", "description": "THE instructions", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3236 }, { "mnemonic": "rcwsclrpal", "aliases": [], "opcode": "0x59e09000", "mask": "0xffe0fc00", "class": "THE", "feature_set": "D128_THE", "description": "THE instructions", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3237 }, { "mnemonic": "rcwsclrpl", "aliases": [], "opcode": "0x59609000", "mask": "0xffe0fc00", "class": "THE", "feature_set": "D128_THE", "description": "THE instructions", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3238 }, { "mnemonic": "rcwset", "aliases": [], "opcode": "0x3820b000", "mask": "0xffe0fc00", "class": "THE", "feature_set": "THE", "description": "THE instructions", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3239 }, { "mnemonic": "rcwseta", "aliases": [], "opcode": "0x38a0b000", "mask": "0xffe0fc00", "class": "THE", "feature_set": "THE", "description": "THE instructions", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3240 }, { "mnemonic": "rcwsetal", "aliases": [], "opcode": "0x38e0b000", "mask": "0xffe0fc00", "class": "THE", "feature_set": "THE", "description": "THE instructions", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3241 }, { "mnemonic": "rcwsetl", "aliases": [], "opcode": "0x3860b000", "mask": "0xffe0fc00", "class": "THE", "feature_set": "THE", "description": "THE instructions", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3242 }, { "mnemonic": "rcwsetp", "aliases": [], "opcode": "0x1920b000", "mask": "0xffe0fc00", "class": "THE", "feature_set": "D128_THE", "description": "THE instructions", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3243 }, { "mnemonic": "rcwsetpa", "aliases": [], "opcode": "0x19a0b000", "mask": "0xffe0fc00", "class": "THE", "feature_set": "D128_THE", "description": "THE instructions", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3244 }, { "mnemonic": "rcwsetpal", "aliases": [], "opcode": "0x19e0b000", "mask": "0xffe0fc00", "class": "THE", "feature_set": "D128_THE", "description": "THE instructions", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3245 }, { "mnemonic": "rcwsetpl", "aliases": [], "opcode": "0x1960b000", "mask": "0xffe0fc00", "class": "THE", "feature_set": "D128_THE", "description": "THE instructions", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3246 }, { "mnemonic": "rcwsset", "aliases": [], "opcode": "0x7820b000", "mask": "0xffe0fc00", "class": "THE", "feature_set": "THE", "description": "THE instructions", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3247 }, { "mnemonic": "rcwsseta", "aliases": [], "opcode": "0x78a0b000", "mask": "0xffe0fc00", "class": "THE", "feature_set": "THE", "description": "THE instructions", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3248 }, { "mnemonic": "rcwssetal", "aliases": [], "opcode": "0x78e0b000", "mask": "0xffe0fc00", "class": "THE", "feature_set": "THE", "description": "THE instructions", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3249 }, { "mnemonic": "rcwssetl", "aliases": [], "opcode": "0x7860b000", "mask": "0xffe0fc00", "class": "THE", "feature_set": "THE", "description": "THE instructions", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3250 }, { "mnemonic": "rcwssetp", "aliases": [], "opcode": "0x5920b000", "mask": "0xffe0fc00", "class": "THE", "feature_set": "D128_THE", "description": "THE instructions", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3251 }, { "mnemonic": "rcwssetpa", "aliases": [], "opcode": "0x59a0b000", "mask": "0xffe0fc00", "class": "THE", "feature_set": "D128_THE", "description": "THE instructions", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3252 }, { "mnemonic": "rcwssetpal", "aliases": [], "opcode": "0x59e0b000", "mask": "0xffe0fc00", "class": "THE", "feature_set": "D128_THE", "description": "THE instructions", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3253 }, { "mnemonic": "rcwssetpl", "aliases": [], "opcode": "0x5960b000", "mask": "0xffe0fc00", "class": "THE", "feature_set": "D128_THE", "description": "THE instructions", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3254 }, { "mnemonic": "rcwswp", "aliases": [], "opcode": "0x3820a000", "mask": "0xffe0fc00", "class": "THE", "feature_set": "THE", "description": "THE instructions", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3255 }, { "mnemonic": "rcwswpa", "aliases": [], "opcode": "0x38a0a000", "mask": "0xffe0fc00", "class": "THE", "feature_set": "THE", "description": "THE instructions", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3256 }, { "mnemonic": "rcwswpal", "aliases": [], "opcode": "0x38e0a000", "mask": "0xffe0fc00", "class": "THE", "feature_set": "THE", "description": "THE instructions", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3257 }, { "mnemonic": "rcwswpl", "aliases": [], "opcode": "0x3860a000", "mask": "0xffe0fc00", "class": "THE", "feature_set": "THE", "description": "THE instructions", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3258 }, { "mnemonic": "rcwswpp", "aliases": [], "opcode": "0x1920a000", "mask": "0xffe0fc00", "class": "THE", "feature_set": "D128_THE", "description": "THE instructions", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3259 }, { "mnemonic": "rcwswppa", "aliases": [], "opcode": "0x19a0a000", "mask": "0xffe0fc00", "class": "THE", "feature_set": "D128_THE", "description": "THE instructions", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3260 }, { "mnemonic": "rcwswppal", "aliases": [], "opcode": "0x19e0a000", "mask": "0xffe0fc00", "class": "THE", "feature_set": "D128_THE", "description": "THE instructions", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3261 }, { "mnemonic": "rcwswppl", "aliases": [], "opcode": "0x1960a000", "mask": "0xffe0fc00", "class": "THE", "feature_set": "D128_THE", "description": "THE instructions", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3262 }, { "mnemonic": "rcwsswp", "aliases": [], "opcode": "0x7820a000", "mask": "0xffe0fc00", "class": "THE", "feature_set": "THE", "description": "THE instructions", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3263 }, { "mnemonic": "rcwsswpa", "aliases": [], "opcode": "0x78a0a000", "mask": "0xffe0fc00", "class": "THE", "feature_set": "THE", "description": "THE instructions", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3264 }, { "mnemonic": "rcwsswpal", "aliases": [], "opcode": "0x78e0a000", "mask": "0xffe0fc00", "class": "THE", "feature_set": "THE", "description": "THE instructions", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3265 }, { "mnemonic": "rcwsswpl", "aliases": [], "opcode": "0x7860a000", "mask": "0xffe0fc00", "class": "THE", "feature_set": "THE", "description": "THE instructions", "operands": [ { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3266 }, { "mnemonic": "rcwsswpp", "aliases": [], "opcode": "0x5920a000", "mask": "0xffe0fc00", "class": "THE", "feature_set": "D128_THE", "description": "THE instructions", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3267 }, { "mnemonic": "rcwsswppa", "aliases": [], "opcode": "0x59a0a000", "mask": "0xffe0fc00", "class": "THE", "feature_set": "D128_THE", "description": "THE instructions", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3268 }, { "mnemonic": "rcwsswppal", "aliases": [], "opcode": "0x59e0a000", "mask": "0xffe0fc00", "class": "THE", "feature_set": "D128_THE", "description": "THE instructions", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3269 }, { "mnemonic": "rcwsswppl", "aliases": [], "opcode": "0x5960a000", "mask": "0xffe0fc00", "class": "THE", "feature_set": "D128_THE", "description": "THE instructions", "operands": [ { "kind": "Rt", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rt:0:5" ] }, { "kind": "Rs", "class": "INT_REG", "qualifiers": [ "X" ], "bit_fields": [ "Rs:16:5" ] }, { "kind": "ADDR_SIMPLE", "class": "ADDRESS", "qualifiers": [], "bit_fields": [] } ], "flags": "", "index": 3270 }, { "mnemonic": "bfadd", "aliases": [], "opcode": "0x65008000", "mask": "0xffffe000", "class": "SVE_MISC", "feature_set": "B16B16", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zm_5:5:5" ] } ], "flags": "", "index": 3271 }, { "mnemonic": "bfmax", "aliases": [], "opcode": "0x65068000", "mask": "0xffffe000", "class": "SVE_MISC", "feature_set": "B16B16", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zm_5:5:5" ] } ], "flags": "", "index": 3272 }, { "mnemonic": "bfmaxnm", "aliases": [], "opcode": "0x65048000", "mask": "0xffffe000", "class": "SVE_MISC", "feature_set": "B16B16", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zm_5:5:5" ] } ], "flags": "", "index": 3273 }, { "mnemonic": "bfmin", "aliases": [], "opcode": "0x65078000", "mask": "0xffffe000", "class": "SVE_MISC", "feature_set": "B16B16", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zm_5:5:5" ] } ], "flags": "", "index": 3274 }, { "mnemonic": "bfminnm", "aliases": [], "opcode": "0x65058000", "mask": "0xffffe000", "class": "SVE_MISC", "feature_set": "B16B16", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zm_5:5:5" ] } ], "flags": "", "index": 3275 }, { "mnemonic": "bfmla", "aliases": [], "opcode": "0x65200000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "B16B16", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 3276 }, { "mnemonic": "bfmls", "aliases": [], "opcode": "0x65202000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "B16B16", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 3277 }, { "mnemonic": "bfadd", "aliases": [], "opcode": "0x65000000", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "B16B16", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 3278 }, { "mnemonic": "bfclamp", "aliases": [], "opcode": "0x64202400", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "B16B16", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 3279 }, { "mnemonic": "bfmul", "aliases": [], "opcode": "0x65028000", "mask": "0xffffe000", "class": "SVE_MISC", "feature_set": "B16B16", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zm_5:5:5" ] } ], "flags": "", "index": 3280 }, { "mnemonic": "bfmul", "aliases": [], "opcode": "0x65000800", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "B16B16", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 3281 }, { "mnemonic": "bfsub", "aliases": [], "opcode": "0x65018000", "mask": "0xffffe000", "class": "SVE_MISC", "feature_set": "B16B16", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_M" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_5", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zm_5:5:5" ] } ], "flags": "", "index": 3282 }, { "mnemonic": "bfsub", "aliases": [], "opcode": "0x65000400", "mask": "0xffe0fc00", "class": "SVE_MISC", "feature_set": "B16B16", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm_16", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zm_16:16:5" ] } ], "flags": "", "index": 3283 }, { "mnemonic": "bfmla", "aliases": [], "opcode": "0x64200800", "mask": "0xffa0fc00", "class": "SVE_MISC", "feature_set": "B16B16", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_11_INDEX", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_i3h2:19:2", "SVE_i3l:11:1", "SVE_imm3:16:3" ] } ], "flags": "", "index": 3284 }, { "mnemonic": "bfmls", "aliases": [], "opcode": "0x64200c00", "mask": "0xffa0fc00", "class": "SVE_MISC", "feature_set": "B16B16", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_11_INDEX", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_i3h2:19:2", "SVE_i3l:11:1", "SVE_imm3:16:3" ] } ], "flags": "", "index": 3285 }, { "mnemonic": "bfmul", "aliases": [], "opcode": "0x64202800", "mask": "0xffa0fc00", "class": "SVE_MISC", "feature_set": "B16B16", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_Zn:5:5" ] }, { "kind": "SVE_Zm3_11_INDEX", "class": "SVE_REG", "qualifiers": [ "S_H" ], "bit_fields": [ "SVE_i3h2:19:2", "SVE_i3l:11:1", "SVE_imm3:16:3" ] } ], "flags": "", "index": 3286 }, { "mnemonic": "movaz", "aliases": [], "opcode": "0xc0060600", "mask": "0xffff1f83", "class": "SME2_MOVAZ", "feature_set": "SME2P1", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_ZA_array_vrsb_2", "class": "ZA_ACCESS", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_V:15:1", "SME_Rv:13:2", "off2:5:2" ] } ], "flags": "", "index": 3287 }, { "mnemonic": "movaz", "aliases": [], "opcode": "0xc0460600", "mask": "0xffff1f83", "class": "SME2_MOVAZ", "feature_set": "SME2P1", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_ZA_array_vrsh_2", "class": "ZA_ACCESS", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_V:15:1", "SME_Rv:13:2", "ZAn:6:1", "ol:5:1" ] } ], "flags": "", "index": 3288 }, { "mnemonic": "movaz", "aliases": [], "opcode": "0xc0860600", "mask": "0xffff1f83", "class": "SME2_MOVAZ", "feature_set": "SME2P1", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_ZA_array_vrss_2", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_V:15:1", "SME_Rv:13:2", "off2:5:2" ] } ], "flags": "", "index": 3289 }, { "mnemonic": "movaz", "aliases": [], "opcode": "0xc0c60600", "mask": "0xffff1f03", "class": "SME2_MOVAZ", "feature_set": "SME2P1", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx4", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_Zdn4:2:3" ] }, { "kind": "SME_ZA_array_vrsd_2", "class": "ZA_ACCESS", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_V:15:1", "SME_Rv:13:2", "ZAn_3:5:3" ] } ], "flags": "", "index": 3290 }, { "mnemonic": "movaz", "aliases": [], "opcode": "0xc0060200", "mask": "0xffff1f01", "class": "SME2_MOVAZ", "feature_set": "SME2P1", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_ZA_array_vrsb_1", "class": "ZA_ACCESS", "qualifiers": [ "S_B" ], "bit_fields": [ "SME_V:15:1", "SME_Rv:13:2", "off3:5:3" ] } ], "flags": "", "index": 3291 }, { "mnemonic": "movaz", "aliases": [], "opcode": "0xc0460200", "mask": "0xffff1f01", "class": "SME2_MOVAZ", "feature_set": "SME2P1", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_ZA_array_vrsh_1", "class": "ZA_ACCESS", "qualifiers": [ "S_H" ], "bit_fields": [ "SME_V:15:1", "SME_Rv:13:2", "ZAn_1:7:1", "off2:5:2" ] } ], "flags": "", "index": 3292 }, { "mnemonic": "movaz", "aliases": [], "opcode": "0xc0860200", "mask": "0xffff1f01", "class": "SME2_MOVAZ", "feature_set": "SME2P1", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_ZA_array_vrss_1", "class": "ZA_ACCESS", "qualifiers": [ "S_S" ], "bit_fields": [ "SME_V:15:1", "SME_Rv:13:2", "ZAn_2:6:2", "ol:5:1" ] } ], "flags": "", "index": 3293 }, { "mnemonic": "movaz", "aliases": [], "opcode": "0xc0c60200", "mask": "0xffff1f01", "class": "SME2_MOVAZ", "feature_set": "SME2P1", "description": "SME instructions", "operands": [ { "kind": "SME_Zdnx2", "class": "SVE_REGLIST", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_Zdn2:1:4" ] }, { "kind": "SME_ZA_array_vrsd_1", "class": "ZA_ACCESS", "qualifiers": [ "S_D" ], "bit_fields": [ "SME_V:15:1", "SME_Rv:13:2", "ZAn_3:5:3" ] } ], "flags": "", "index": 3294 }, { "mnemonic": "addqv", "aliases": [], "opcode": "0x04052000", "mask": "0xff3fe000", "class": "SVE2_URQVS", "feature_set": "SVE2P1", "description": "SVE instructions", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "HAS_SIZE", "index": 3295 }, { "mnemonic": "andqv", "aliases": [], "opcode": "0x041e2000", "mask": "0xff3fe000", "class": "SVE2_URQVS", "feature_set": "SVE2P1", "description": "SVE instructions", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "HAS_SIZE", "index": 3296 }, { "mnemonic": "smaxqv", "aliases": [], "opcode": "0x040c2000", "mask": "0xff3fe000", "class": "SVE2_URQVS", "feature_set": "SVE2P1", "description": "SVE instructions", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "HAS_SIZE", "index": 3297 }, { "mnemonic": "sminqv", "aliases": [], "opcode": "0x040e2000", "mask": "0xff3fe000", "class": "SVE2_URQVS", "feature_set": "SVE2P1", "description": "SVE instructions", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "HAS_SIZE", "index": 3298 }, { "mnemonic": "umaxqv", "aliases": [], "opcode": "0x040d2000", "mask": "0xff3fe000", "class": "SVE2_URQVS", "feature_set": "SVE2P1", "description": "SVE instructions", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "HAS_SIZE", "index": 3299 }, { "mnemonic": "uminqv", "aliases": [], "opcode": "0x040f2000", "mask": "0xff3fe000", "class": "SVE2_URQVS", "feature_set": "SVE2P1", "description": "SVE instructions", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "HAS_SIZE", "index": 3300 }, { "mnemonic": "eorqv", "aliases": [], "opcode": "0x041d2000", "mask": "0xff3fe000", "class": "SVE2_URQVS", "feature_set": "SVE2P1", "description": "SVE instructions", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_16B", "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "HAS_SIZE", "index": 3301 }, { "mnemonic": "faddqv", "aliases": [], "opcode": "0x6410a000", "mask": "0xff3fe000", "class": "SVE2_URQVS", "feature_set": "SVE2P1", "description": "SVE instructions", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "HAS_SIZE", "index": 3302 }, { "mnemonic": "fmaxnmqv", "aliases": [], "opcode": "0x6414a000", "mask": "0xff3fe000", "class": "SVE2_URQVS", "feature_set": "SVE2P1", "description": "SVE instructions", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "HAS_SIZE", "index": 3303 }, { "mnemonic": "fmaxqv", "aliases": [], "opcode": "0x6416a000", "mask": "0xff3fe000", "class": "SVE2_URQVS", "feature_set": "SVE2P1", "description": "SVE instructions", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "HAS_SIZE", "index": 3304 }, { "mnemonic": "fminnmqv", "aliases": [], "opcode": "0x6415a000", "mask": "0xff3fe000", "class": "SVE2_URQVS", "feature_set": "SVE2P1", "description": "SVE instructions", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "HAS_SIZE", "index": 3305 }, { "mnemonic": "fminqv", "aliases": [], "opcode": "0x6417a000", "mask": "0xff3fe000", "class": "SVE2_URQVS", "feature_set": "SVE2P1", "description": "SVE instructions", "operands": [ { "kind": "Vd", "class": "SIMD_REG", "qualifiers": [ "V_8H", "V_4S", "V_2D" ], "bit_fields": [ "Rd:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_Zn", "class": "SVE_REG", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5" ] } ], "flags": "HAS_SIZE", "index": 3306 }, { "mnemonic": "dupq", "aliases": [], "opcode": "0x05202400", "mask": "0xffe0fc00", "class": "SVE_INDEX1", "feature_set": "SVE2P1", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zn_5_INDEX", "class": "SVE_REG", "qualifiers": [ "S_B", "S_H", "S_S", "S_D" ], "bit_fields": [ "SVE_Zn:5:5", "SVE_i2h:20:1", "SVE_tsz:16:4" ] } ], "flags": "", "index": 3307 }, { "mnemonic": "extq", "aliases": [], "opcode": "0x05602400", "mask": "0xfff0fc00", "class": "SVE_MISC", "feature_set": "SVE2P1", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zd", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zd:0:5" ] }, { "kind": "SVE_Zm_imm4", "class": "SVE_REG", "qualifiers": [ "S_B" ], "bit_fields": [ "SVE_Zm_5:5:5", "SVE_imm4:16:4" ] } ], "flags": "", "index": 3308 }, { "mnemonic": "ld1q", "aliases": [], "opcode": "0xc400a000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE2P1", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zt", "class": "SVE_REG", "qualifiers": [ "S_Q" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_ZX", "class": "ADDRESS", "qualifiers": [ "S_D" ], "bit_fields": [ "SVE_Zn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 3309 }, { "mnemonic": "ld2q", "aliases": [], "opcode": "0xa490e000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE2P1", "description": "SVE instructions", "operands": [ { "kind": "SME_Zt2", "class": "SVE_REGLIST", "qualifiers": [ "S_Q" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x2xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3310 }, { "mnemonic": "ld3q", "aliases": [], "opcode": "0xa510e000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE2P1", "description": "SVE instructions", "operands": [ { "kind": "SME_Zt3", "class": "SVE_REGLIST", "qualifiers": [ "S_Q" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x2xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3311 }, { "mnemonic": "ld4q", "aliases": [], "opcode": "0xa590e000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE2P1", "description": "SVE instructions", "operands": [ { "kind": "SME_Zt4", "class": "SVE_REGLIST", "qualifiers": [ "S_Q" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x2xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3312 }, { "mnemonic": "ld2q", "aliases": [], "opcode": "0xa4a0e000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE2P1", "description": "SVE instructions", "operands": [ { "kind": "SME_Zt2", "class": "SVE_REGLIST", "qualifiers": [ "S_Q" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL4", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 3313 }, { "mnemonic": "ld3q", "aliases": [], "opcode": "0xa5208000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE2P1", "description": "SVE instructions", "operands": [ { "kind": "SME_Zt3", "class": "SVE_REGLIST", "qualifiers": [ "S_Q" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL4", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 3314 }, { "mnemonic": "ld4q", "aliases": [], "opcode": "0xa5a08000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE2P1", "description": "SVE instructions", "operands": [ { "kind": "SME_Zt4", "class": "SVE_REGLIST", "qualifiers": [ "S_Q" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [ "P_Z" ], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL4", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 3315 }, { "mnemonic": "st1q", "aliases": [], "opcode": "0xe4202000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE2P1", "description": "SVE instructions", "operands": [ { "kind": "SVE_Zt", "class": "SVE_REG", "qualifiers": [ "S_Q" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_ZX", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "SVE_Zn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 3316 }, { "mnemonic": "st2q", "aliases": [], "opcode": "0xe4400000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE2P1", "description": "SVE instructions", "operands": [ { "kind": "SME_Zt2", "class": "SVE_REGLIST", "qualifiers": [ "S_Q" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x2xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3317 }, { "mnemonic": "st3q", "aliases": [], "opcode": "0xe4800000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE2P1", "description": "SVE instructions", "operands": [ { "kind": "SME_Zt3", "class": "SVE_REGLIST", "qualifiers": [ "S_Q" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x2xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3318 }, { "mnemonic": "st4q", "aliases": [], "opcode": "0xe4c00000", "mask": "0xfff0e000", "class": "SVE_MISC", "feature_set": "SVE2P1", "description": "SVE instructions", "operands": [ { "kind": "SME_Zt4", "class": "SVE_REGLIST", "qualifiers": [ "S_Q" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RI_S4x2xVL", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5" ] } ], "flags": "", "index": 3319 }, { "mnemonic": "st2q", "aliases": [], "opcode": "0xe4600000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE2P1", "description": "SVE instructions", "operands": [ { "kind": "SME_Zt2", "class": "SVE_REGLIST", "qualifiers": [ "S_Q" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL4", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 3320 }, { "mnemonic": "st3q", "aliases": [], "opcode": "0xe4a00000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE2P1", "description": "SVE instructions", "operands": [ { "kind": "SME_Zt3", "class": "SVE_REGLIST", "qualifiers": [ "S_Q" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL4", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 3321 }, { "mnemonic": "st4q", "aliases": [], "opcode": "0xe4e00000", "mask": "0xffe0e000", "class": "SVE_MISC", "feature_set": "SVE2P1", "description": "SVE instructions", "operands": [ { "kind": "SME_Zt4", "class": "SVE_REGLIST", "qualifiers": [ "S_Q" ], "bit_fields": [ "SVE_Zt:0:5" ] }, { "kind": "SVE_Pg3", "class": "PRED_REG", "qualifiers": [], "bit_fields": [ "SVE_Pg3:10:3" ] }, { "kind": "SVE_ADDR_RR_LSL4", "class": "ADDRESS", "qualifiers": [], "bit_fields": [ "Rn:5:5", "Rm:16:5" ] } ], "flags": "", "index": 3322 } ]