[fe7ddlZddlZddlmZeGddZdZdZdZdZd Z d Z Gd d ejZ y) N) dataclasscheZdZUejed<ejed<ejed<y)BinaryGateTestDatainputAinputBoutputN)__name__ __module__ __qualname__gsim LogicState__annotations__8D:\Visual Studio Projekte\gsim\python_tests\component.pyrrs OO OO OOrrc*|j||g|SN) add_and_gatebuilderrrrs rrr     0& 99rc*|j||g|Sr) add_or_gaters rrrs   / 88rc*|j||g|Sr) add_xor_gaters rrrrrc*|j||g|Sr) add_nand_gaters rrr  &&!16 ::rc*|j||g|Sr) add_nor_gaters rr r rrc*|j||g|Sr) add_xnor_gaters rr"r"rrc6eZdZdZdZdZdZdZdZdZ y) ComponentTestsctj}|j|}|j|}|j|}|||||} |j} |D]} | j || j | j || j | j|| j|} |j| j| j|yr) r SimulatorBuilderadd_wirebuildset_wire_driverrrun_simget_wire_state assertTrueeqr) selfadd_gatewidthtestDatamaxStepsrrrrgatesimdata out_states r binary_gatezComponentTests.binary_gates'')!!%(!!%(!!%(8mmo >D   vt{{ 3   vt{{ 3 KK !**62I OOILLe< =  >rc ttjjtjjtjj ttjjtjj tjj ttjjtjj tjj ttjjtjj tjj ttjj tjjtjj ttjj tjj tjj ttjj tjj tjj ttjj tjj tjj ttjj tjjtjj ttjj tjj tjj ttjj tjj tjj ttjj tjj tjj ttjj tjjtjj ttjj tjj tjj ttjj tjj tjj ttjj tjj tjj g}|jtd|d|jtd|d|jtd|d|jtd|dyN !@) rr r high_z undefinedlogic_0logic_1r7rr.r1s r test_and_gatezComponentTests.test_and_gate-s t5579O9O9QSWSbSbSlSlSn o t5579R9R9TVZVeVeVoVoVq r t5579P9P9RTXTcTcTkTkTm n t5579P9P9RTXTcTcTmTmTo p t88:DOO86768696869rr$) unittestr dataclassesrrrrrrr r"TestCaser$rrrrRsW !   :9:;:;p9X&&p9r