fe ddlZddlZddlZddlmZej j eZeGddZ GddejZ y)N) dataclasscheZdZUejed<ejed<ejed<y)BinaryGateTestDatainputAinputBoutputN)__name__ __module__ __qualname__gsim LogicState__annotations__;D:\Visual Studio Projekte\gsim\python_tests\yosys_import.pyrrs OO OO OOrrceZdZdZy)YosysImportTestscttjjtjjtjj ttjjtjj tjj ttjjtjj tjj ttjjtjj tjj ttjj tjjtjj ttjj tjj tjj ttjj tjj tjj ttjj tjj tjj ttjj tjjtjj ttjj tjj tjj ttjj tjj tjj ttjj tjj tjj ttjj tjjtjj ttjj tjj tjj ttjj tjj tjj ttjj tjj tjj ttjdtjdtjdttjdtjdtjdttjdtjdtjdg}tj}|jtjjtd\}}|d}|d}|d}|j}|D]} |j|| j|j|| j |j#d|j%|} |j'| j)| j*d y) NUrz*../import_tests/yosys/simple_and_gate.jsonabo)rr r high_z undefinedlogic_0logic_1SimulatorBuilderimport_yosys_moduleospathjoin scriptDirbuildset_wire_driverrrun_simget_wire_state assertTrueeqr) selftestDatabuilderinputsoutputsrrrsimdata out_states rtest_simple_and_gatez%YosysImportTests.test_simple_and_gates t5579O9O9QSWSbSbSlSlSn o t5579R9R9TVZVeVeVoVoVq r t5579P9P9RTXTcTcTkTkTm n t5579P9P9RTXTcTcTmTmTo p t88:DOOr:sL ! GGOOH %    (:x(((:r