; RUN: llhd-conv -i %s --output-format v
; FAIL since processes don't map to Verilog yet

proc @foo () -> () {
entry:
    halt
}