image/svg+xml IDLE START TRANS load=0 baud_en=0 ready=1 load=1 baud_en=1 ready=0 load=0 baud_en=1 ready=0 start = 1 1 clock cycle bitc = 11 bitc < 11 start = 0