# riscvsbi
RISC-V Supervisor Binary Interface ([SBI](https://github.com/riscv/riscv-sbi-doc/)) implementation in Rust; runs on M-mode.
SBI Version 0.2
SBI Version 0.3